

2018 Q2 Quarterly Reliability Report

Table of Contents

1.		Introduction	3
2.		Reliability Tests and Test Conditions	. 4
3.		Reliability Data/Analysis	. 6
	3.1	The Exponential Distribution	6
	3.2	Failure Distributions	6
	3.3	Calculations of Failure Rates	8
4.		Data Summaries by Process Technology	9
	4.1	S29CD-J, S29NS-J, S29PL-J, S71NS-J, S71PL-J Product Families	10
	4.2	S29AL-J, S29AS-J, S29JL-J Product Families	11
	4.3	S29GL-N, S29NS-N, S29PL-N, S29WS-N, S70PL-N, S71GL-N, S71NS-N, S71PL-N, S71WS-N Product Families	12
	4.4	S19FL-P, S25FL-P, S29GL-P, S29NS-P, S29WS-P, S70FL-P, S70GL-P, S71GL-P, S71NS-P, S71WS-P, S72NS-P Product Families	
	4.5	S29GL-S, S25FL-S S25FS-S, S26KL-S, S26KS-S Product Families	14
	4.6	S29GL-T Product Families	15
	4.7	S25FL1-K, S25FL2-K Product Families	16
	4.8	S25FL-L Product Families	17
	4.9	S34ML-1 Product Families	18
	4.10	S34ML-1 Product Families	19
	4.11	S34ML-2 Product Families	20
	4.12	HSLS_USB (CY7C64713*, CY7C68013A*) Product Families	21
	4.13	ASYNC (CY62138FV30LL*, CY7C1041D*) Product Families	22
	4.14	SYNC (CY7C1361KE33*); HRUSB (CYUSB3304*, CYUSB2302*); ASYNC (CY62167G30, CY7C1061G30*) Produc Families	
	4.15	HSLS_USB (CY7C63743CK4*) Product Families	24
	4.16	SPCM (CY7C144E*) Product Families	25
	4.17	ASYNC (CY7C1061AV*, CY7C1041CV33*) Product Families	26
	4.18	ASYNC (CY62167DV30*) Product Families	27
	4.19	SYNC (CY7C1480BV33*, CY7C1471BV33*, CY7C1472BV33*) Product Families	28
	4.20	ASYNC (CY62147EV30LL*, CY62146ESL*, CY62167EV30LL*, CY62177EV30LL*) Product Families	29
	4.21	AUTOPSOC (CY8C21645*, CY8C29666*, CY8C21534*, CY8CTMA120*); PSOC (CY8C4125*) Product Families	30
	4.22	NVSRAM (CY14B101*, CY14B104*, CY14B108L*, CY14B116L*, CY14V101*, CY14V104*); CLOCKS (CY27430FL AUTOPSOC (CY8C21645*, CY8C4024*, CY8C4025*, CY8C4045*, CY8C6247*, CY8CTMA616*, CYAT81688*, CYAT817AZS72*); PSOC (CY8C4124*, CY8C4125*, CY8C4127*, CY8C4128*, CY8C4146*, CY8C4147*, CY8C4245*, CY8C4247*, CY8C4248*, CY8C6347*); WUSB (CYBL10161*, CYBL10162*, CYBL10561*, CYBL10563*, CYBL111712*); TYPE-C (CYPD21222*, CYPD21227*, CYPD21228*, CYPD3171*, CYPD4226*, CYPD5225*); TT (CYTT21403*, CYTT21402*, CYTMA445A*) Product Families	,,
	4.23	F-RAM (CY15E064*, CY15B064*, CY15B102N*, CY15B104Q7*, CY15B256*, FM22L167*, FM24V107*, FM25V20A7*, FM25V01*, FM25V107*, FM28V202*) Product Families	32
	4.24	S6AXXXX, S6BXXXX Product Families	33
	4.25	S6J33X, S6J34X, S6J35X Product Families	34
	4.26	S6J31X, S6J32X Product Families	35



	4.27	S6E1XXX, S6E2XXX, MB9AFXXX, MB9BFXXX, MB9DFXXX, MB9EFXXX, MB91F52X Product Families	36
	4.28	MB90FXXX, MB91FXXX, MB95F5XX, MB95F6XX Product Families	37
	4.29	MB90F3XX, MB91F3XX, MB95F1XX Product Families	38
5.		Data Summaries by Package Family	39
	5.1	BGA (Ball Grid Array)	39
	5.2	BGA (Ball Grid Array) – Flip Chip	39
	5.3	DFN (Dual Flat no-leads)	39
	5.4	DIP (Dual Flat no-leads)	39
	5.5	LCC (Leaded Chip Carrier)	40
	5.6	LGA (Land grid array)	40
	5.7	QFN (Quad Flat no-leads)	40
	5.8	QFP (Quad Flat Package)	
	5.9	SOJ (Small Outline J Lead)	40
	5.10	SOP (Small Outline Gull Wing Lead Package)	41
	5.11	SSOP (Shrink Small Outline Package)	41
	5.12	TSOP (Thin Small Outline Package)	41
	5.13	WLCSP (Wafer Level Chip Scale Package)	41



1. Introduction

Cypress's Reliability Monitor Program (RMP) is used to measure the reliability of all process technologies on a regular basis. This is an extensive effort that is aimed at providing generic fab process coverage for all fab process technologies.

The Reliability Monitor Program has two purposes:

1. Improved Reliability Performance

Each reject is analyzed to its root cause in order to drive continuous improvement through the implementation of corrective actions.

2. Generation of Reliability Data

RMP test results are used to assess the benefits of burn-in, provide estimates of typical lifetimes, model field applications, and determine suitability of plastic packaging in various temperature and humidity environments.

A number of process technology groupings are established for the purpose of reliability assessment. These groupings result in larger sample sizes so that the reliability analysis is statistically significant. Process similarity guidelines are used to define these process groupings.

Cypress Semiconductor has established aggressive reliability objectives. The quality standard at Cypress is zero defects, driven by a culture requiring continuous improvement in quality and reliability.

Product reliability is assured by a total quality management system. The quality management system is described in detail in Cypress Semiconductor Quality Manual. Key reliability related programs of the total quality management system are: (1) design rule review and approval; (2) control of raw materials and vendor quality; (3) manufacturing statistical process controls; (4) "Maverick Lot" yield limits; (5) formal training and certification of manufacturing personnel; (6) qualification of new products and manufacturing processes; (7) continuous reliability monitoring; (8) formal failure analysis and corrective action; and (9) competitive benchmarking.

Product Reliability data is accumulated as a result of new product qualification test plan activities as well as from the reliability monitor program. All reliability test samples are obtained from standard production material. Sample selection is based on generic product families. These generic products are designed with very similar design rules and manufactured from a core set of processes. Sampling of device is not limited to in-house Cypress facilities but also includes certified external subcontractor foundries.

Reliability strategy requires that every failure that occurs during reliability testing be subjected to failure analysis to determine the failure mechanism. Corrective action is then implemented to prevent future failures, resulting in continuous improvement in product reliability.

Sabbas Daniel
Executive Vice-President, Quality



2. Reliability Tests and Test Conditions

The results of the RMP testing for the past six quarters are summarized in this document. The stress tests employed and the typical test conditions used are shown in the Table 2.1.

Table 2.1 Reliability Monitor Stress Conditions

Stress	Ambient Condition	Typical Read Point		
Early Life	150°C, 125°C	48, 96 hours		
Inherent Life	150°C, 125°C	168, 408, 500, 1000 hours		
Data Retention	150°C, 125°C	1000 hours		
HAST	110°C, 85% RH	264 hours		
HASI	130°C, 85% RH	96 hours		
	-40°C to 150°C (Condition M)	1000 cycles		
Temperature Cycle	-55°C to 125°C (Condition B)	1000 cycles		
	-65°C to 150°C (Condition C)	500 cycles		
Unbigged UAST	110°C, 85% RH, no bias	264 hours		
Unbiased HAST	130°C, 85% RH, no bias	96 hours		
Pressure Cooker Test	121°C, 15 PSIG, no bias	96, 168 hours		
High Temperature Storage	150°C, 125°C	1000 hours		

Package level reliability testing refers to the assessment of the overall reliability of the device in packaged form. This consists of subjecting packaged samples to reliability tests that exposed the sample sets to different stress conditions, after which the samples are tested for any degradation.

At Cypress, plastic surface mount devices are pre-conditioned prior to undergoing Temperature Cycling, Pressure Cooker Test/Unbiased HAST, and HAST. Pre-conditioning per JEDEC Standard JESD22-A113 is required in order to simulate the stresses to which the packaged parts are subjected to during shipping, storage, board assembly and cleaning operations. Package reliability tests are performed as part of the qualification processes and as part of the standard reliability monitor program. The reliability test employed is chosen based on the failure mechanism, as different stress tests accelerate different failure mechanisms. These reliability tests utilize one or more of the following stress factors such as: temperature, moisture or humidity, voltage and pressure, to accelerate failure. Figure 2.1 shows Cypress package reliability stress flow. Packages are soaked and reflowed based on their shipping moisture sensitivity classification. The samples are tested (acoustic and electrical) after preconditioning, failures from which are considered as preconditioning failures and not reliability failures. Preconditioning failures should be taken seriously, since these imply that the samples are not robust enough to withstand the board mounting process.






Figure 2.1 Cypress Package Reliability Stress Flow



3. Reliability Data/Analysis

The reliability data generated from the Reliability Monitor Program is presented in this section along with a detailed description of the modeling procedure used for estimating reliability under field conditions. Also included is a summary of environmental stress results for each process technology grouping by package types.

3.1 The Exponential Distribution

The exponential distribution is simple to use, well understood and as valid as any for life tests with large sample sizes and few failures. No actual distribution can be implied as there is seldom enough data to determine one. The exponential distribution, characterized by a constant failure rate, is a special case of the Weibull. The average failure rate is the same as the instantaneous failure rate for the exponential distribution because the failure rate is constant.

The exponential distribution is the only one for which a MTTF (mean time to failure) value may easily be estimated and it is simply the reciprocal of the failure rate (λ). In addition, it is the only one for which a confidence level may be readily assigned to the failure rate calculation.

The conventional expression for the failure rate, λ , is

$$\lambda = \chi^2 (2 n + 2, 1 - \alpha) * 10^9 / (2 * SS * t * AF)$$

where λ is the failure rate in FITs (failures per billion unit-hours), $\chi^2(2n+2,1-\alpha)/2$ is the upper confidence value for "n" failures and upper confidence limit, (expressed as a decimal value), **SS** is the sample size, t is the test duration in hours, and **AF** is the acceleration factor relating the life test junction temperature to a assumed field junction temperature.

The χ^2 (chi square) value for 2n+2 degrees of freedom and the probability, 1- α , can be obtained from a table or calculated using Microsoft® Excel chi squared inverse function [=CHIINV(1- α ,2n+2)].

The best way to understand the concept of confidence levels is to consider this example. Assume that a life test on a 100-part sample from a certain product population had one failure and a 60% confidence level was desired. The chi square value corresponding to one failure at 60% confidence is 2.02. This means that one has a 60% confidence that the "true" value of the population's defect rate is between zero (or some very small value) and 2.02%.

3.2 Failure Distributions

The lognormal and Weibull CDF's are the distributions most often used to represent reliability failure mechanisms. The exponential distribution, characterized by a constant failure rate, is a special case of the Weibull. The lognormal distribution is specified by two parameters: T_{50} , the median time to failure, and sigma, the shape parameter. Similarly, the Weibull distribution, which can be written in closed form as

$$F(t) = 1 - \exp[-(t/c)^m],$$

is characterized by a characteristic life c and a shape parameter m. The value of the shape parameter determines whether the failure rate is increasing (m>1), decreasing (m<1), or constant (m=1). The exponential distribution, is specified completely by the one parameter c which is called the mean time to failure (MTTF). Figures 1 and 2 show failure rates for several values of the scale parameters of the lognormal and Weibull distributions, respectively.

$$F(t) = 1-\exp[-(t/c)],$$







Figure 1. Lognormal Distribution







3.3 Calculations of Failure Rates

To estimate field failure rates from reliability studies, many factors must be considered. One primary requirement is the identification of individual failure mechanisms in order to ascribe the failures to the proper categories used in the Cypress reliability model.

3.3.1 Considerations and Assumptions

1. Defective subpopulations and Early Life failures:

In any production lot, a defective subpopulation may exist. These are devices that fail by a mechanism that is not common to the general population and is usually the result of some processing error or defect. These failures usually occur early and consequently called Early Life failures. Early life reliability is reported in terms of ppm defective expected during the first year of use under typical use conditions. No upper confidence bound will be used for this estimate. The ppm defective is the ration of the number of rejects to the number of samples and expressed in ppm.

PPM = (Total Reject / Total samples) * 1,000,000

2. Inherent Life failures:

Failures that occur in later life reliability are usually caused by mechanisms related to defects that could occur in any product of this type. These are known here as Inherent Life failures. Inherent life reliability is reported in using the exponential model, in terms of FITs (failures per billion unit-hours) with a 60% upper confidence bound for zero failure.

3. Estimation of thermal acceleration factors:

The best-known activation energies for each mechanism are used in calculating the thermal acceleration using the standard Arrhenius equation for thermal acceleration. For each process group/package combination, representative acceleration factors were estimated based on the weighted average of acceleration factors of individual devices in that group.

- Voltage acceleration factor is not included in failure rate calculation even though voltage acceleration may be used during stress.
- 5. It is common in reliability literature to see failure rates stated at a specified level of confidence:

For example, a 60% upper confidence limit on the failure rate indicates that unless a 4 in 10 chances (40%) has occurred, the true population failure rate is less than the stated limit. The summation of individual failure rate components, each at 60% confidence, will however, result in an overall failure rate at an unknown confidence level that may dramatically exceed 60%. The failure rates quoted in the Quarterly Reliability Report are at a 60% upper confidence level.



4. Data Summaries by Process Technology

Technology	Products Family	Inherent Life (FITS)
CS 69S, CS 69LS	S29CD-J, S29NS-J, S29PL-J, S71NS-J, S71PL-J Product Families	4
CS 69SS, CS 69LSS	S29AL-J, S29AS-J, S29JL-J Product Families	3
CS 119S, CS 119LS	S29GL-N, S29NS-N, S29PL-N, S29WS-N, S70PL-N, S71GL-N, S71NS-N, S71PL-N, S71WS-N Product Families	4
CS 129, CS 129L, CS 129AL	S19FL-P, S25FL-P, S29GL-P, S29NS-P, S29WS-P, S70FL-P, S70GL-P, S71GL-P, S71NS-P, S71WS-P, S72NS-P Product Families	3
CS 239LS	S29GL-S, S25FL-S S25FS-S, S26KL-S, S26KS-S Product Families	9
CS 340L	S29GL-T Product Families	18
90 nm SPI Floating Gate	S25FL1-K, S25FL2-K Product Families	3
65nm SPI Floating Gate	S25FL-L Product Families	12
48 nm SLC NAND	S34ML-1 Product Families	10
41 nm SLC NAND	S34ML-1 Product Families	8
32 nm SLC NAND	S34ML-2 Product Families	7
C8	HSLS_USB (CY7C64713*, CY7C68013A*) Product Family	**
C9	ASYNC (CY62138FV30LL*, CY7C1041D*) Product Family	31
LL65	SYNC (CY7C1361KE33*); HRUSB (CYUSB3304*, CYUSB2302*) ASYNC (CY62167G30, CY7C1061G30*) Product Families	11
P26	HSLS_USB (CY7C63743CK4*) Product Family	**
R42	SPCM (CY7C144E*) Product Family	**
R7	ASYNC (CY7C1061AV*, CY7C1041CV33*) Product Family	**
R8	ASYNC (CY62167DV30*) Product Family	**
R9	SYNC (CY7C1480BV33*, CY7C1471BV33*, CY7C1472BV33*) Product Family	**
R95	ASYNC (CY62147EV30LL*, CY62146ESL*, CY62167EV30LL*, CY62177EV30LL*) Product Family	12
S4	AUTOPSOC (CY8C21645*, CY8C29666*, CY8C21534*, CY8CTMA120*); PSOC (CY8C4125*) Product Families	22
\$8	NVSRAM (CY14B101*, CY14B104*, CY14B108L*, CY14B116L*, CY14V101*, CY14V104*); CLOCKS (CY27430FL*); AUTOPSOC (CY8C21645*, CY8C4024*, CY8C4025*, CY8C4045*, CY8C6247*, CY8CTMA616*, CYAT81688*, CYAT817AZS72*); PSOC (CY8C4124*, CY8C4125*, CY8C4127*, CY8C4128*, CY8C4146*, CY8C4147*, CY8C4245*, CY8C4247*, CY8C4248*, CY8C6347*); WUSB (CYBL10161*, CYBL10162*, CYBL10462*, CYBL10561*, CYBL10563*, CYBL11712*); TYPE-C (CYPD21222*, CYPD21227*, CYPD21228*, CYPD3135*, CYPD3171*, CYPD4226*, CYPD5225*); TT (CYTT21403*, CYTT21402*, CYTMA445A*) Product Families	1
130nm TI F-RAM	F-RAM (CY15E064*, CY15B064*, CY15B102N*, CY15B104Q7*, CY15B256*, FM22L167*, FM24V107*, FM25V20A7*, FM25V01*, FM25V107*, FM28V202*) Product Family	9
180nm PMICs	S6AXXXX, S6BXXXX Product Families	24
40 nm MCU (FLASH)	S6J33X, S6J34X Product Families	5
55nm MCU (FLASH)	S6J31X, S6J32X Product Families	**
90nm MCU (FLASH)	S6E1XXX, S6E2XXX, MB9AF11X, MB91F52X Product Families	13
180nm MCU (FLASH)	MB91F4XX, MB95F5XX, MB95F6XX Product Families	7
350 nm MCU (FLASH)	MB90F3XX, MB91F3XX, MB95F1XX Product Families	17

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.1 S29CD-J, S29NS-J, S29PL-J, S71NS-J, S71PL-J Product Families

CS 69S, CS 69LS

This 0.11 micron CMOS Flash technology was introduced in December 2003 and utilizes a tunnel oxide, polysilicon floating gate, silicided poly word line and interconnections are three metal layers with contact plugs and barrier metal.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Re	Read Point / Test Result				Modeling	Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)		Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	48	168	1000	2000	ev				(3/3)	(11111)	Life (F113)
Sample Size	3800	2785	660	60							
150C, Zero fails, Process ave. Ea	0	0	0	0	0.7	217	1	217		0	4
									25536		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	770	0	0	
1000	845	0	0	<1
2000	460	0	0	



4.2 S29AL-J, S29AS-J, S29JL-J Product Families

CS 69SS, CS 69LSS

This 0.11 micron CMOS Flash technology was introduced in February 2008 and utilizes a tunnel oxide, polysilicon floating gate, silicided poly word line and interconnections are three metal layers with contact plugs and barrier metal.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Re	Read Point / Test Result				Modeling		Average Failure Rate			
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)		Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	48	168	1000	2000	ev				(913)	(11111)	Life (F113)
Sample Size	4200	2700	1216	80							
150C, Zero fails, Process ave. Ea	0	0	0	0	0.7	227	1	227		0	3
									40090		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	1001	0	0	
1000	1078	0	0	<1
2000	1077	0	0	



4.3 S29GL-N, S29NS-N, S29PL-N, S29WS-N, S70PL-N, S71GL-N, S71NS-N, S71PL-N, S71WS-N Product Families

CS 119S, CS 119LS

This 0.11 micron CMOS Flash technology was introduced in June 2004 and utilizes a tunnel oxide, Silicon Nitride (SiN) data storage layer, silicided poly word line and interconnections are three or four metal layers with contact plugs and barrier metal.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Re	Read Point / Test Result				Modeling	Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)			Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	48	168	1000	2000	ev				(913)	(FFWI)	Life (F113)
Sample Size	4200	2700	820	50							
150C, Zero fails, Process ave. Ea	0	0	0	0	0.7	196	1	196		0	4
										0	4
									25813		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	612	0	0	-1
1000	612	0	0	< 1



4.4 S19FL-P, S25FL-P, S29GL-P, S29NS-P, S29WS-P, S70FL-P, S70GL-P, S71GL-P, S71NS-P, S71WS-P, S72NS-P Product Families

CS 129, CS 129L, CS 129AL

This 90 nanometer CMOS Flash technology was introduced in Aug 2006 and utilizes a tunnel oxide, Silicon Nitride (SiN) data storage layer, silicided poly word line and interconnections are three copper layers.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Read Point / Test Result				Modeling	Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)		Ea eV TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	48	168	1000	ev				().0)	(,	(1110)
Sample Size	3950	3297	1320							
150C, Zero fails, Process ave. Ea	0	0	0	0.7	188	1	188		0	3
								34899		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	847	0	0	-1
1000	1078	0	0	<1



4.5 S29GL-S, S25FL-S S25FS-S, S26KL-S, S26KS-S Product Families

CS 239LS

This 65 nm Mirror bit flash technology was introduced in September 2010 and utilizes a tunnel oxide, Silicon Nitride (SiN) data storage layer, silicided poly word line and interconnections are four metal layers with contact plugs and barrier metal.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 125°C

		Read Point / Test Result					Modeling Parameters @ 55°C					Average Failure Rate	
Failure Mechanisms	Early L	ife (hrs)	Inhe	erent Life	(hrs)	Ea	TAF	V45	0.45	MTTF	Early Life	Inherent	
	48	96	168	1000	2000	eV	TAF	VAF	OAF	(yrs)	(PPM)	Life (FITS)	
Sample Size	3030	1350	3148	1284	45								
125C, Zero fails, Process ave.	0	0	0	0	0	0.7	69	1	69		0	9	
										12791			

Reliability Stress	Sample Size	Reject	PPM	FITS
500	2297	0	0	-1
1000	2604	0	0	<1



4.6 S29GL-T Product Families

CS 340L

This 45nm Mirror bit flash technology was introduced in December 2015 and utilizes a tunnel oxide, Silicon Nitride(SiN) data storage layer, silicided poly word and interconnections are four metal layers with contact plu and five metal layers with contact plug and barrier metal.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 125°C

	Read Point / Test Result			ult		Modeling		Average Failure Rate			
Failure Mechanisms	Early L	ife (hrs)	Inherent	Life (hrs)	Ea	TAF	VAF	OAF	MTTF	Early Life	Inherent
	48	96	168	1000	eV	IAF	VAF	UAF	(yrs)	(PPM)	Life (FITS)
Sample Size	2608	1000	2608	1154							
125C, Zero fails, Process ave. Ea	0	0	0	0	0.7	40	1	40		0	18
											10
									6311		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	458	0	0	2
1000	535	0	0	3



4.7 S25FL1-K, S25FL2-K Product Families

90 nm SPI Floating Gate

90 nm SPI (Serial Peripheral Interface) Floating Gate Flash Technology was introduced in May 2012 and utilizes tunnel oxide, polysilicon floating gate and interconnections are three metal layers with contact plugs and barrier metals.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Read P	Read Point / Test Result			Modeling	Paramete	rs @ 55°C		Average Failure Rate							
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)		Inherent Life (hrs)		Inherent Life (hrs)		Inherent Life (hrs)		Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	48	168	1000	6				(913)	(1 1 M)	(1113)						
Sample Size	4200	3293	1508													
150C, Zero fails, Process ave. Ea	0	0	0	0.7	208	1	208		0	3						
								42851								

Reliability Stress	Sample Size	Reject	PPM	FITS
500	539	0	0	-1
1000	462	0	0	<1



4.8 S25FL-L Product Families

65 nm SPI Floating Gate

65nm SPI (Serial Peripheral Interface) Floating Gate Technology was introduced in August 2016 and utilizes tunnel oxide, polysilicon floating gate and interconnections are three metal layers with contact plugs and barrier metals.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 150°C

	Read Point / Test Result			Modeling	g Paramete	rs @ 55°C		Average Failure Rate						
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)		Inherent Life (hrs)		Inherent Life (hrs)		Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	48	168	1000	eV TAF			(913)	(1.111)	()					
Sample Size	1270	119	380											
150C, Zero fails, Process ave. Ea	0	0	0	0.7	227	1	227		0	12				
								9357						

Reliability Stress	Sample Size	Reject	PPM	FITS
500	231	0	0	
1000	231	0	0	<1



4.9 S34ML-1 Product Families

48 nm SLC NAND

48 nm SLC NAND was introduced in July 2012 and utilize tunnel Oxide, Polysilicon floating gate and interconnections are three metal layers with contact plugs and barrier metals. The 1st Metal layer for 48 nm SLC NAND is using Tungsten.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 125°C

		Read Point / Test Result					Modeling Parameters @ 55°C					Average Failure Rate	
Failure Mechanisms	Early L	ife (hrs)	Inhe	erent Life	(hrs)	Ea	TAF	VAF	0.45	MTTF	Early Life	Inherent	
	48	96	168	1000	2000	eV	TAF	VAF	OAF	(yrs)	(PPM)	Life (FITS)	
Sample Size	1600	1500	2650	1080	50								
125C, Zero fails, Process ave. Ea	0	0	0	0	0	0.7	74	1	74		0	10	
										11704			

Reliability Stress	Sample Size	Reject	PPM	FITS
500	535	0	0	1
1000	458	0	0	ı



4.10 S34ML-1 Product Families

41 nm SLC NAND

41 nm SLC NAND were introduced in Jun 2012 and utilize tunnel Oxide, Polysilicon floating gate and interconnections are three metal layers with contact plugs and barrier metals. The 1st Metal layer for 41 nm SLC NAND is using Copper.

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 125°C

		Read Point / Test Result					Modeling Parameters @ 55°C					Average Failure Rate	
Failure Mechanisms	Early L	ife (hrs)	Inhe	erent Life	(hrs)	Ea	TAF	V45	45 045	OAF M	MTTF	Early Life	Inherent
	48	96	168	1000	2000	eV	TAF	VAF	OAF	(yrs)	(PPM)	Life (FITS)	
Sample Size	2100	1500	2700	1328	100								
125C, Zero fails, Process ave. Ea	0	0	0	0	0	0.7	74	1	74		0	8	
										14128			

Reliability Stress	Sample Size	Reject	PPM	FITS
500	1001	0	0	-1
1000	847	0	0	<1



4.11 S34ML-2 Product Families

32 nm SLC NAND

32 nm SLC NAND were introduced in October 2012 and utilize tunnel Oxide, Polysilicon floating gate and interconnections are three metal layers with contact plugs and barrier metals. The 1st Metal layer for 32 nm SLC NAND is using Copper

Data Summary and Failure Rate Estimation using Exponential Model HTOL Stress Temperature - 125°C

	Read Point / Test Result						Modeling	;	Average Failure Rate			
Failure Mechanisms	Early L	Early Life (hrs) Inherent Life (hrs)		Ea	TAF	VAF	OAF	MTTF	Early Life	Inherent		
	48	96	168	1000	2000	eV	TAF	VAF	OAF	(yrs)	(PPM)	Life (FITS)
Sample Size	3147	1310	3147	1440	100							
125C, Zero fails, Process ave. Ea	0	0	0	0	0	0.7	74	1	74		0	7
										15485		

Reliability Stress	Sample Size	Reject	PPM	FITS
500	1078	0	0	-4
1000	1078	0	0	<1



4.12 HSLS_USB (CY7C64713*, CY7C68013A*) Product Families

C8 Technology

		int / Test sult		Modeling	g Parameter	s @ 55°C		Average Failure Rate		
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	96	1000								
Sample Size	524	524								
125C, Zero fails, Process ave. Ea	0	0	0.7	55	1	55		0	**	
							3610			

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.13 ASYNC (CY62138FV30LL*, CY7C1041D*) Product Families

C9 Technology

	Read Point / Test Result				Modeling	g Parametei	rs @ 55°C		Average Failure Rate		
Failure Mechanisms	Early Life (hrs)	Inherent	Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	48	408	500	ev				(yrs)	(FFWI)	(F113)	
Sample Size	392	240	152		_						
150C, Zero fails, Process ave. Ea	0	0	0	0.7	170	1	170		0	31	
								3681			



4.14 SYNC (CY7C1361KE33*); HRUSB (CYUSB3304*, CYUSB2302*); ASYNC (CY62167G30, CY7C1061G30*) Product Families

LL65 Technology

		Read Point / Test Result					N	Modeling	Paramete	ers @ 55°	С	Average Failure Rate	
Failure Mechanisms	Ea	rly Life (h	rs)	Inhe	rent Life	(hrs)	Ea	TAF	VAF	OAF	MTTF	Early Life	Inherent
	48	71	96	500	770	1000	eV	IAF	VAF	UAF	(yrs)	(PPM)	Life (FITS)
Sample Size			729			729							
125C, Zero fails, Process ave. Ea			0			0	0.7	55	1	55			
Sample Size		4200			251								
140C, Zero fails, Process ave. Ea		0			0		0.7	110	1	110		0	11
Sample Size	5055			240									
150C, Zero fails, Process ave. Ea	0			0			0.7	170	1	170			
											10214		



4.15 HSLS_USB (CY7C63743CK4*) Product Families

P26 Technology

	Read Point / Test Result			Modeling		Average Failure Rate			
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	48	500							
Sample Size	3040	232							
150C, Zero fails, Process ave. Ea	0	0	0.7	170	1	170		0	**
							2455		

Note:

Reliability Stress	Sample Size	Reject	PPM	FITS
1000	160	0	0	34

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.16 SPCM (CY7C144E*) Product Families

R42 Technology

		int / Test sult		Modeling		Average Failure Rate			
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	96	1000							
Sample Size	233	233							
125C, Zero fails, Process ave. Ea	0	0	0.7	55	1	55		0	**
							1605		

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.17 ASYNC (CY7C1061AV*, CY7C1041CV33*) Product Families

R7 Technology

	Read F	Point / Test	Result		Modeling		Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent	Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF	Early Life (PPM)	Inherent Life	
	48	408	408 500					(yrs)	(FFWI)	(FITS)	
Sample Size	392	313	79								
150C, Zero fails, Process ave. Ea	0	0	0	0.7	170	1	170		0	**	
								3539			

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.18 ASYNC (CY62167DV30*) Product Families

R8 Technology

	Read Point / Test Result			Modeling	g Parameter	s @ 55°C		Average Failure Rate		
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	48	500								
Sample Size	154	154								
150C, Zero fails, Process ave. Ea	0	0	0.7	170	1	170		0	**	
							1630			

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.19 SYNC (CY7C1480BV33*, CY7C1471BV33*, CY7C1472BV33*) Product Families

R9 Technology

		int / Test sult		Modeling	g Parameter	s @ 55°C		Average F	ailure Rate
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	48	500							
Sample Size	327	327							
150C, Zero fails, Process ave. Ea	0	0	0.7	170	1	170		0	**
							3460		

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.20 ASYNC (CY62147EV30LL*, CY62146ESL*, CY62167EV30LL*, CY62177EV30LL*) Product Families

R95 Technology

	Read Point / Test Result						Modeling Parameters @ 55°C					Average Failure Rate	
Failure Mechanisms	Early L	Early Life (hrs)		Inherent Life (hrs)			TAF	V45	045	MTTF	Early Life	Inherent	
	48	96	408	500	1000	Ea eV	TAF	VAF	OAF	(yrs)	(PPM)	Life (FITS)	
Sample Size		76			76								
125C, Zero fails, Process ave. Ea		0			0	0.7	55	1	55				
Sample Size	987		756	231							0	12	
150C, Zero fails, Process ave. Ea	0		0	0		0.7	170	1	170				
										9496			



4.21 AUTOPSOC (CY8C21645*, CY8C29666*, CY8C21534*, CY8CTMA120*); PSOC (CY8C4125*) Product Families

S4 Technology

	Read Point / Test Result					Modeling	Paramete	rs @ 55°C		Average Failure Rate	
Failure Mechanisms	Early L	ife (hrs)	Ea TAE VAE OAE	TAE \/AE		MTTF	Early Life	Inherent			
	48	96	408	1000	eV	IAF	VAF	UAF	(yrs)	(PPM)	Life (FITS)
Sample Size		2376		160							
125C, Zero fails, Process ave. Ea		0		0	0.7	55	1	55			
Sample Size	463		463							0	22
150C, Zero fails, Process ave. Ea	0		0		0.7	170	1	170			
									5100		

Reliability Stress	Sample Size	Reject	РРМ	FITS
1000	121	0	0	45



4.22 NVSRAM (CY14B101*, CY14B104*, CY14B108L*, CY14B116L*, CY14V101*, CY14V104*); CLOCKS (CY27430FL*); AUTOPSOC (CY8C21645*, CY8C4024*, CY8C4025*, CY8C4045*, CY8C6247*, CY8CTMA616*, CYAT81688*, CYAT817AZS72*); PSOC (CY8C4124*, CY8C4125*, CY8C4127*, CY8C4128*, CY8C4146*, CY8C4147*, CY8C4245*, CY8C4247*, CY8C4248*, CY8C6347*); WUSB (CYBL10161*, CYBL10162*, CYBL10462*, CYBL10561*, CYBL10563*, CYBL111712*); TYPE-C (CYPD21222*, CYPD21227*, CYPD21228*, CYPD3135*, CYPD3171*, CYPD4226*, CYPD5225*); TT (CYTT21403*, CYTT21402*, CYTMA445A*) Product Families

S8 Technology

		Read P	oint / Tes	Test Result			Modeling	Paramete	rs @ 55°C	;	Average F	ailure Rate
Failure Mechanisms	Early L	ife (hrs)	Inh	erent Life	(hrs)	Ea	TAF	VAF	OAF	MTTF	Early Life	Inherent
	48	96	408	500	1000	eV	IAF	VAI	OAI	(yrs)	(PPM)	Life (FITS)
Sample Size		4660			1043							
125C, Zero fails, Process ave. Ea		0			0	0.7	55	1	55			
2	100100											
Sample Size	122132		1246	7530							8	1
150C, Zero fails, Process ave.	1*		0	0		0.7	170	1	170			
										97627		

Notes:

Reliability Stress	Sample Size	Reject	PPM	FITS
1000	1754	0	0	3

^{* 1}u (Device: CYPD31357) - Gate Oxide Damage

⁻ CAR# 201704039 - CO2:Sparge in the develop rinse limits the incidence of surface charging and gate oxide damage



4.23 F-RAM (CY15E064*, CY15B064*, CY15B102N*, CY15B104Q7*, CY15B256*, FM22L167*, FM24V107*, FM25V20A7*, FM25V01*, FM25V107*, FM28V202*) Product Families

130nm TI F-RAM Technology

		int / Test sult		Modeling	g Parameter	s @ 55°C		Average Failure Rate		
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	96	1000								
Sample Size	42160	1949								
125C, Zero fails, Process ave. Ea	0	0	0.7	55	1	55		0	9	
							13428			

Reliability Stress	Sample Size	Reject	РРМ	FITS
1000 (125)	1409	0	0	-1
1000 (150)	239	0	0	<1



4.24 S6AXXXX, S6BXXXX Product Families

180 nm PMICs

	Read Point / Test Result			Modeling	g Parameter	s @ 55°C		Average Failure Rate		
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	96	1000								
Sample Size	693	693								
125C, Zero fails, Process ave. Ea	0	0	0.7	55	1	55		0	24	
							4774			



4.25 S6J33X, S6J34X, S6J35X Product Families

40 nm MCU (FLASH)

	Re	Read Point / Test Result				Modeling		Average Failure Rate			
Failure Mechanisms	hanisms Early Life (hrs) Inherent Life (hrs)		(hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	96	168	500	1000					(yi 3)	(FFWI)	Life (FIIS)
Sample Size	3168	611	2543	3168							
125C, Zero fails, Process ave. Ea	0	0	0	0	0.7	55	1	55		0	5
									21826		



4.26 S6J31X, S6J32X Product Families

55 nm MCU (FLASH)

	Read P	Read Point / Test Result			Modeling	Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)	
	96	500	1000	ev				(3/3)	(PPW)	(F113)
Sample Size	462	462	462							
125C, Zero fails, Process ave. Ea	0	0	0	0.7	55	1	55		0	**
								3183		

^{**}Insufficient data – interpret as insufficient accumulated life-time hours to project a 60%confidence bound for a zero-fails sample.



4.27 S6E1XXX, S6E2XXX, MB9AFXXX, MB9BFXXX, MB9DFXXX, MB9EFXXX, MB91F52X Product Families

90 nm MCU (FLASH)

		int / Test sult		Modeling		Average Failure Rate			
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF (yrs)	Early Life (PPM)	Inherent Life (FITS)
	96	1000							
Sample Size	1257	1257							
125C, Zero fails, Process ave. Ea	0	0	0.7	55	1	55		0	13
							8660		



4.28 MB90FXXX, MB91FXXX, MB95F5XX, MB95F6XX Product Families 180 nm MCU (FLASH)

	Read P	Read Point / Test Result			Modeling		Average Failure Rate			
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	TAF VAF OAF MTT	MTTF	Early Life (PPM)	Inherent Life (FITS)		
	96	500	1000	ev				(yrs)	(FFW)	(F113)
Sample Size	2231	77	2231							
125C, Zero fails, Process ave. Ea	0	0	0	0.7	55	1	55		0	7
								15370		



4.29 MB90F3XX, MB91F3XX, MB95F1XX Product Families

350 nm MCU (FLASH)

	Read P	Read Point / Test Result			Modeling	Average Failure Rate				
Failure Mechanisms	Early Life (hrs)	Inherent Life (hrs)	Ea eV	TAF	VAF	OAF	MTTF	Early Life (PPM)	Inherent Life (FITS)	
	96	500	1000	ev				(yrs)	(FFWI)	(113)
Sample Size	994	919	994							
125C, Zero fails, Process ave. Ea	0	0	0	0.7	55	1	55		0	17
								6848		



5. Data Summaries by Package Family

5.1 BGA (Ball Grid Array)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	930	0	0
	264hrs	2732	0	0
HIGHTEMP STORAGE	1000hrs	5165	0	0
Pressure Cooker Test	96hrs	199	0	0
	168hrs	80	0	0
TEMP CYCLE	500cycle	2043	0	0
	1000cycle	5960	0	0
UNBIASED HAST TEST	96hrs	4001	0	0
	264hrs	2740	0	0

5.2 BGA (Ball Grid Array) - Flip Chip

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HIGHTEMP STORAGE	1000hrs	200	0	0
TEMP CYCLE	1000cycle	205	0	0
UNBIASED HAST TEST	96hrs	225	0	0

5.3 DFN (Dual Flat no-leads)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	491	0	0
HIGHTEMP STORAGE	1000hrs	818	0	0
Pressure Cooker Test	168hrs	250	0	0
TEMP CYCLE	500cycle	808	0	0
	1000cycle	254	0	0
UNBIASED HAST TEST	96hrs	257	0	0

5.4 DIP (Dual Flat no-leads)

Reliability Stress	i	Sample Size	Reject	Failure Rate PPM
HAST	96hrs	238	0	0
HIGHTEMP STORAGE	1000hrs	699	0	0
Pressure Cooker Test	168hrs	378	0	0
TEMP CYCLE	500cycle	776	0	0
UNBIASED HAST TEST	96hrs	250	0	0



5.5 LCC (Leaded Chip Carrier)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HIGHTEMP STORAGE	1000hrs	30	0	0
Pressure Cooker Test	168hrs	30	0	0
TEMP CYCLE	500cycle	30	0	0

5.6 LGA (Land grid array)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HIGHTEMP STORAGE	1000hrs	90	0	0
TEMP CYCLE	1000cycle	462	0	0
UNBIASED HAST TEST	264hrs	462	0	0

5.7 QFN (Quad Flat no-leads)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	3781	0	0
HIGHTEMP STORAGE	1000hrs	2738	0	0
Pressure Cooker Test	96hrs	967	0	0
	168hrs	3273	0	0
TEMP CYCLE	500cycle	7955	0	0
	1000cycle	175	0	0
UNBIASED HAST TEST	96hrs	2896	0	0

5.8 QFP (Quad Flat Package)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	7200	0	0
	264hrs	300	0	0
HIGHTEMP STORAGE	1000hrs	7121	0	0
Pressure Cooker Test	96hrs	1358	0	0
	168hrs	1323	0	0
TEMP CYCLE	500cycle	14188	0	0
	1000cycle	462	0	0
UNBIASED HAST TEST	96hrs	9530	0	0

5.9 SOJ (Small Outline J Lead)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	349	0	0
HIGHTEMP STORAGE	1000hrs	360	0	0
Pressure Cooker Test	168hrs	304	0	0
TEMP CYCLE	500cycle	794	0	0
UNBIASED HAST TEST	96hrs	308	0	0



5.10 SOP (Small Outline Gull Wing Lead Package)

Reliability Stress	1	Sample Size	Reject	Failure Rate PPM
HAST	96hrs	3429	0	0
HIGHTEMP STORAGE	1000hrs	3830	0	0
Pressure Cooker Test	96hrs	298	0	0
	168hrs	1538	0	0
TEMP CYCLE	500cycle	3643	0	0
	1000cycle	1603	0	0
UNBIASED HAST TEST	96hrs	2047	0	0

5.11 SSOP (Shrink Small Outline Package)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	1994	0	0
HIGHTEMP STORAGE	1000hrs	935	0	0
Pressure Cooker Test	96hrs	1499	0	0
	168hrs	655	0	0
TEMP CYCLE	500cycle	2465	0	0
UNBIASED HAST TEST	96hrs	154	0	0

5.12 TSOP (Thin Small Outline Package)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	6824	0	0
	264hrs	644	0	0
HIGHTEMP STORAGE	1000hrs	6272	0	0
Pressure Cooker Test	96hrs	1075	0	0
	168hrs	2266	0	0
TEMP CYCLE	500cycle	7197	0	0
	1000cycle	3002	0	0
UNBIASED HAST TEST	96hrs	3545	0	0

5.13 WLCSP (Wafer Level Chip Scale Package)

Reliability Stress		Sample Size	Reject	Failure Rate PPM
HAST	96hrs	178	0	0
	264hrs	30	0	0
HIGHTEMP STORAGE	1000hrs	644	0	0
TEMP CYCLE	1000cycle	2766	0	0
UNBIASED HAST TEST	96hrs	4105	0	0
	264hrs	77	0	0



Document History Page

Document #: 002-24502

Rev. **

Document Title: 2017 Q4 QUARTERLY RELIABILITY REPORT

Document Number: 002-24502

Rev.	ECN No.	Orig. of Change	Description of Change
**	6227922	BHGO	Initial Spec Release