

## Distinctive Characteristics

- Density
  - 8 Gb (4 Gb x 2)
- Architecture (For each 4 Gb device)
  - Input / Output Bus Width: 8-bits
  - Page Size: (2048 + 128) bytes; 128-byte spare area
  - Block Size: 64 Pages or (128k + 8k) bytes
  - Plane Size
    - 2048 Blocks per Plane or (256M + 16M) bytes
  - Device Size
    - 2 Planes per Device or 512 Mbyte
- NAND Flash Interface
  - Open NAND Flash Interface (ONFI) 1.0 compliant
  - Address, Data and Commands multiplexed
- Supply Voltage
  - 3.3V device: Vcc = 2.7V ~ 3.6V
- Security
  - One Time Programmable (OTP) area
  - Serial number (unique ID)
  - Hardware program/erase disabled during power transition
- Additional Features
  - Supports Multiplane Program and Erase commands
  - Supports Copy Back Program
  - Supports Multiplane Copy Back Program
  - Supports Read Cache
- Electronic Signature
  - Manufacturer ID: 01h
- Operating Temperature
  - Industrial: -40°C to 85°C
  - industrial Plus: -40°C to 105°C

## Performance

- Page Read / Program
  - Random access: 30  $\mu$ s (Max)
  - Sequential access: 25 ns (Min)
  - Program time / Multiplane Program time: 300  $\mu$ s (Typ)
- Block Erase / Multiplane Erase
  - Block Erase time: 3.5 ms (Typ)
- Reliability
  - 100,000 Program / Erase cycles (Typ)  
(with 4-bit ECC per 528 bytes)
  - 10 Year Data retention (Typ)
  - Blocks zero and one are valid and will be valid for at least 1000 program-erase cycles with ECC
- Package Options
  - Lead Free and Low Halogen
  - 48-Pin TSOP 12 x 20 x 1.2 mm
  - 63-Ball BGA 11 x 9 x 1 mm

## Contents


<b>1. General Description</b> .....	3	5.9 Program / Erase Characteristics .....	31
1.1 Logic Diagram .....	3	<b>6. Timing Diagrams</b> .....	32
1.2 Connection Diagram .....	3	6.1 Command Latch Cycle .....	32
1.3 Pin Description .....	4	6.2 Address Latch Cycle .....	32
1.4 Block Diagram .....	5	6.3 Data Input Cycle Timing .....	33
1.5 Array Organization .....	6	6.4 Data Output Cycle Timing (CLE=L, WE#=H, ALE=L, WP#=H) .....	33
1.6 Addressing .....	6	6.5 Data Output Cycle Timing (EDO Type, CLE=L, WE#=H, ALE=L) .....	34
1.7 Mode Selection .....	7	6.6 Page Read Operation .....	34
<b>2. Bus Operation</b> .....	8	6.7 Page Read Operation (Interrupted by CE#) .....	35
2.1 Command Input .....	8	6.8 Page Read Operation Timing with CE# Don't Care .....	35
2.2 Address Input .....	8	6.9 Page Program Operation .....	36
2.3 Data Input .....	8	6.10 Page Program Operation Timing with CE# Don't Care .....	36
2.4 Data Output .....	8	6.11 Page Program Operation with Random Data Input .....	37
2.5 Write Protect .....	8	6.12 Random Data Output In a Page .....	37
2.6 Standby .....	8	6.13 Multiplane Page Program Operation — S34ML04G2 .....	38
<b>3. Command Set</b> .....	9	6.14 Block Erase Operation .....	39
3.1 Page Read .....	10	6.15 Multiplane Block Erase — S34ML04G2 .....	39
3.2 Page Program .....	10	6.16 Copy Back Read with Optional Data Readout .....	40
3.3 Multiplane Program — S34ML04G2 .....	11	6.17 Copy Back Program Operation With Random Data Input .....	40
3.4 Page Reprogram .....	11	6.18 Multiplane Copy Back Program — S34ML04G2 .....	41
3.5 Block Erase .....	12	6.19 Read Status Register Timing .....	42
3.6 Multiplane Block Erase — S34ML04G2 .....	13	6.20 Read Status Enhanced Timing .....	42
3.7 Copy Back Program .....	14	6.21 Reset Operation Timing .....	42
3.8 Read Status Register .....	15	6.22 Read Cache .....	43
3.9 Read Status Enhanced — S34ML04G2 .....	15	6.23 Cache Program .....	45
3.10 Read Status Register Field Definition .....	15	6.24 Multiplane Cache Program — S34ML04G2 .....	46
3.11 Reset .....	16	6.25 Read ID Operation Timing .....	48
3.12 Read Cache .....	16	6.26 Read ID2 Operation Timing .....	48
3.13 Cache Program .....	17	6.27 Read ONFI Signature Timing .....	49
3.14 Multiplane Cache Program — S34ML04G2 .....	18	6.28 Read Parameter Page Timing .....	49
3.15 Read ID .....	19	6.29 Read Unique ID Timing (Contact Factory) .....	49
3.16 Read ID2 .....	21	6.30 OTP Entry Timing .....	50
3.17 Read ONFI Signature .....	21	6.31 Power On and Data Protection Timing .....	50
3.18 Read Parameter Page .....	22	6.32 WP# Handling .....	50
3.19 Read Unique ID (Contact Factory) .....	25	<b>7. Physical Interface</b> .....	51
3.20 One-Time Programmable (OTP) Entry .....	25	7.1 Physical Diagram .....	51
<b>4. Signal Descriptions</b> .....	26	<b>8. System Interface</b> .....	53
4.1 Data Protection and Power On / Off Sequence .....	26	<b>9. Error Management</b> .....	54
4.2 Ready/Busy .....	26	9.1 System Bad Block Replacement .....	54
4.3 Write Protect Operation .....	27	9.2 Bad Block Management .....	54
<b>5. Electrical Characteristics</b> .....	28	<b>10. Ordering Information</b> .....	56
5.1 Valid Blocks .....	28	<b>11. Document History</b> .....	57
5.2 Absolute Maximum Ratings .....	28		
5.3 Recommended Operating Conditions .....	28		
5.4 AC Test Conditions .....	28		
5.5 AC Characteristics .....	29		
5.6 DC Characteristics .....	30		
5.7 Pin Capacitance .....	31		
5.8 Thermal Resistance .....	31		

## 1. General Description

The SkyHigh S34ML08G2 8-Gb NAND is offered in 3.3 V<sub>CC</sub> with x8 I/O interface. This document contains information for the S34ML08G2 device, which is a dual-die stack of two S34ML04G2 die. For detailed specifications, please refer to the discrete die datasheet: S34ML01G2\_04G2.

## 2. Connection Diagram


Figure 1. 48-Pin TSOP1 Contact x8 Device (1 CE 8 Gb)



**Note**

1. These pins should be connected to power supply or ground (as designated) following the ONFI specification, however they might not be bonded internally.

Figure 2. 63-BGA Contact, x8 Device, Single CE (Top View)



### 3. Pin Description

**Table 1. Pin Description**

Pin Name	Description
I/O0 - I/O7	<b>Inputs/Outputs.</b> The I/O pins are used for command input, address input, data input, and data output. The I/O pins float to High-Z when the device is deselected or the outputs are disabled.
CLE	<b>Command Latch Enable.</b> This input activates the latching of the I/O inputs inside the Command Register on the rising edge of Write Enable (WE#).
ALE	<b>Address Latch Enable.</b> This input activates the latching of the I/O inputs inside the Address Register on the rising edge of Write Enable (WE#).
CE#	Chip Enable. This input controls the selection of the device. When the device is not busy CE# low selects the memory.
WE#	Write Enable. This input latches Command, Address and Data. The I/O inputs are latched on the rising edge of WE#.
RE#	<b>Read Enable.</b> The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid $t_{REA}$ after the falling edge of RE# which also increments the internal column address counter by one.
WP#	<b>Write Protect.</b> The WP# pin, when low, provides hardware protection against undesired data modification (program / erase).
R/B#	<b>Ready Busy.</b> The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VCC	<b>Supply Voltage.</b> The $V_{CC}$ supplies the power for all the operations (Read, Program, Erase). An internal lock circuit prevents the insertion of Commands when $V_{CC}$ is less than $V_{LKO}$ .
VSS	Ground.
NC	Not Connected.

**Notes**

1. A 0.1  $\mu$ F capacitor should be connected between the  $V_{CC}$  Supply Voltage pin and the  $V_{SS}$  Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.
2. An internal voltage detector disables all functions whenever  $V_{CC}$  is below 1.8V to protect the device from any involuntary program/erase during power transitions.

## 4. Block Diagrams

Figure 3. Functional Block Diagram — 8 Gb





Figure 4. Block Diagram — 1 CE (4 Gb x 8)



## 5. Addressing

**Table 2. Address Cycle Map**

Bus Cycle	I/O0	I/O1	I/O2	I/O3	I/O4	I/O5	I/O6	I/O7
1st / Col. Add. 1	A0 (CA0)	A1 (CA1)	A2 (CA2)	A3 (CA3)	A4 (CA4)	A5 (CA5)	A6 (CA6)	A7 (CA7)
2nd / Col. Add. 2	A8 (CA8)	A9 (CA9)	A10 (CA10)	A11 (CA11)	Low	Low	Low	Low
3rd / Row Add. 1	A12 (PA0)	A13 (PA1)	A14 (PA2)	A15 (PA3)	A16 (PA4)	A17 (PA5)	A18 (PLA0)	A19 (BA0)
4th / Row Add. 2	A20 (BA1)	A21 (BA2)	A22 (BA3)	A23 (BA4)	A24 (BA5)	A25 (BA6)	A26 (BA7)	A27 (BA8)
5th / Row Add. 3 (6)	A28 (BA9)	A29 (BA10)	A30 (BA11)	Low	Low	Low	Low	Low

**Notes**

1. CAx = Column Address bit.
2. PAx = Page Address bit.
3. PLA0 = Plane Address bit zero.
4. BAx = Block Address bit.
5. Block address concatenated with page address and plane address = actual page address, also known as the row address.
6. A30 for 8 Gb (4 Gb x 2 – DDP) (1CE).

For the address bits, the following rules apply:

- A0 - A11: column address in the page
- A12 - A17: page address in the block
- A18: plane address (for multiplane operations) / block address (for normal operations)
- A19 - A30: block address

## 1.7 Mode Selection

**Table 7. Mode Selection**

Mode		CLE	ALE	CE#	WE#	RE#	WP#
Read Mode	Command Input	High	Low	Low	Rising	High	X
	Address Input	Low	High	Low	Rising	High	X
Program or Erase Mode	Command Input	High	Low	Low	Rising	High	High
	Address Input	Low	High	Low	Rising	High	High
Data Input		Low	Low	Low	Rising	High	High
Data Output (on going)		Low	Low	Low	High	Falling	X
Data Output (suspended)		X	X	X	High	High	X
Busy Time in Read		X	X	X	High	High (24)	X
Busy Time in Program		X	X	X	X	X	High
Busy Time in Erase		X	X	X	X	X	High
Write Protect		X	X	X	X	X	Low
Stand By		X	X	High	X	X	0V / V <sub>CC</sub> (23)

**Notes**

22. X can be V<sub>IL</sub> or V<sub>IH</sub>. High = Logic level high, Low = Logic level low.

23. WP# should be biased to CMOS high or CMOS low for stand-by mode.

24. During Busy Time in Read, RE# must be held high to prevent unintended data out.

## 2. Bus Operation

There are six standard bus operations that control the device: Command Input, Address Input, Data Input, Data Output, Write Protect, and Standby. (See [Table 7](#).)

Typically glitches less than 5 ns on Chip Enable, Write Enable, and Read Enable are ignored by the memory and do not affect bus operations.

### 2.1 Command Input

The Command Input bus operation is used to give a command to the memory device. Commands are accepted with Chip Enable low, Command Latch Enable high, Address Latch Enable low, and Read Enable high and latched on the rising edge of Write Enable. Moreover, for commands that start a modify operation (program/erase) the Write Protect pin must be high. See [Figure 15](#) and [Figure 23](#) for details of the timing requirements. Command codes are always applied on I/O7:0 regardless of the bus configuration (x8 or x16).

### 2.2 Address Input

The Address Input bus operation allows the insertion of the memory address. For the S34ML04G2 devices, five write cycles are needed to input the addresses. Addresses are accepted with Chip Enable low, Address Latch Enable high, Command Latch Enable low, and Read Enable high and latched on the rising edge of Write Enable. Moreover, for commands that start a modify operation (program/erase) the Write Protect pin must be high. See [Figure 16](#) and [Table 23](#) for details of the timing requirements. Addresses are always applied on I/O7:0 regardless of the bus configuration (x8 or x16). Refer to [Table 4](#) through [Table 6](#) for more detailed information.

### 2.3 Data Input

The Data Input bus operation allows the data to be programmed to be sent to the device. The data insertion is serial and timed by the Write Enable cycles. Data is accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable high, and Write Protect high and latched on the rising edge of Write Enable. See [Figure 17](#) and [Table 23](#) for details of the timing requirements.

### 2.4 Data Output

The Data Output bus operation allows data to be read from the memory array and to check the Status Register content, and the ID data. Data can be serially shifted out by toggling the Read Enable pin with Chip Enable low, Write Enable high, Address Latch Enable low, and Command Latch Enable low. See [Figure 18](#) and [Table 23](#) for details of the timing requirements.

### 2.5 Write Protect

The Hardware Write Protection is activated when the Write Protect pin is low. In this condition, modify operations do not start and the content of the memory is not altered. The Write Protect pin is not latched by Write Enable to ensure the protection even during power up.

### 2.6 Standby

In Standby, the device is deselected, outputs are disabled, and power consumption is reduced.



### 3. Command Set

**Table 8. Command Set**

Command	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	Acceptable Command during Busy	Supported on S34ML01G2
Page Read	00h	30h			No	Yes
Page Program	80h	10h			No	Yes
Random Data Input	85h				No	Yes
Random Data Output	05h	E0h			No	Yes
Multiplane Program	80h	11h	81h	10h	No	No
ONFI Multiplane Program	80h	11h	80h	10h	No	No
Page Reprogram	8Bh	10h			No	Yes
Multiplane Page Reprogram	8Bh	11h	8Bh	10h	No	No
Block Erase	60h	D0h			No	Yes
Multiplane Block Erase	60h	60h	D0h		No	No
ONFI Multiplane Block Erase	60h	D1h	60h	D0h	No	No
Copy Back Read	00h	35h			No	Yes
Copy Back Program	85h	10h			No	Yes
Multiplane Copy Back Program	85h	11h	81h	10h	No	No
ONFI Multiplane Copy Back Program	85h	11h	85h	10h	No	No
Special Read For Copy Back	00h	36h			No	No
Read Status Register	70h				Yes	Yes
Read Status Enhanced	78h				Yes	No
Reset	FFh				Yes	Yes
Read Cache	31h				No	Yes
Read Cache Enhanced	00h	31h			No	Yes
Read Cache End	3Fh				No	Yes
Cache Program (End)	80h	10h			No	Yes
Cache Program (Start) / (Continue)	80h	15h			No	Yes
Multiplane Cache Program (Start/Continue)	80h	11h	81h	15h	No	No
ONFI Multiplane Cache Program (Start/Continue)	80h	11h	80h	15h	No	No
Multiplane Cache Program (End)	80h	11h	81h	10h	No	No
ONFI Multiplane Cache Program (End)	80h	11h	80h	10h	No	No
Read ID	90h				No	Yes
Read ID2	30h-65h-00h	30h			No	Yes
Read ONFI Signature	90h				No	Yes
Read Parameter Page	ECh				No	Yes
Read Unique ID (Contact Factory)	EDh				No	Yes
One-time Programmable (OTP) Area Entry	29h-17h-04h-19h				No	Yes

### 3.1 Page Read

Page Read is initiated by writing 00h and 30h to the command register along with five address cycles. Two types of operations are available: random read and serial page read. Random read mode is enabled when the page address is changed. All data within the selected page are transferred to the data registers. The system controller may detect the completion of this data transfer ( $t_R$ ) by analyzing the output of the R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 25 ns cycle time by sequentially pulsing RE#. The repetitive high to low transitions of the RE# signal makes the device output the data, starting from the selected column address up to the last column address.

The device may output random data in a page instead of the sequential data by writing Random Data Output command. The column address of next data, which is going to be out, may be changed to the address that follows Random Data Output command. Random Data Output can be performed as many times as needed.

After power up, the device is in read mode, so 00h command cycle is not necessary to start a read operation. Any operation other than read or Random Data Output causes the device to exit read mode.

See [Figure 20](#) and [Figure 26](#) as references.

### 3.2 Page Program

A page program cycle consists of a serial data loading period in which up to 2 KB (x8) or 1 kword (x16) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the five cycle address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The device supports Random Data Input within a page. The column address of next data, which will be entered, may be changed to the address that follows the Random Data Input command (85h). Random Data Input may be performed as many times as needed.

The Page Program confirm command (10h) initiates the programming process. The internal write state controller automatically executes the algorithms and controls timings necessary for program and verify, thereby freeing the system controller for other tasks.

Once the program process starts, the Read Status Register commands (70h or 78h) may be issued to read the Status Register. The system controller can detect the completion of a program cycle by monitoring the R/B# output, or the Status bit (I/O6) of the Status Register. Only the Read Status commands (70h or 78h) or Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit (I/O0) may be checked. The internal write verify detects only errors for 1's that are not successfully programmed to 0's. The command register remains in Read Status command mode until another valid command is written to the command register. [Figure 23](#) and [Figure 25](#) detail the sequence.

The device is programmable by page, but it also allows multiple partial page programming of a word or consecutive bytes up to 2 KB (x8) or 1 kword (x16) in a single page program cycle.

The number of consecutive partial page programming operations (NOP) within the same page must not exceed the number indicated in [Table 27](#). Pages may be programmed in any order within a block.

If a Page Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted page is not used for further reading or programming operations until the next uninterrupted block erase is complete.

### 3.3 Multiplane Program

The S34ML04G2 devices support Multiplane Program, making it possible to program two pages in parallel, one page per plane.

A Multiplane Program cycle consists of a double serial data loading period in which up to 4352 bytes (x8) or 2176 words (x16) of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. The serial data loading period begins with inputting the Serial Data Input command (80h), followed by the five cycle address inputs and serial data for the 1st page. The address for this page must be in the 1st plane (PLA0 = 0). The device supports Random Data Input exactly the same as in the case of page program operation. The Dummy Page Program Confirm command (11h) stops 1st page data input and the device becomes busy for a short time ( $t_{DBSY}$ ). Once it has become ready again, the '81h' command must be issued, followed by 2nd page address (5 cycles) and its serial data input. The address for this page must be in the 2nd plane (PLA0 = 1). The Program Confirm command (10h) starts parallel programming of both pages.

Figure 27 describes the sequences using the legacy protocol. In this case, the block address bits for the first plane are all zero and the second address issued selects the block for both planes. Figure 28 describes the sequences using the ONFI protocol. For both addresses issued in this protocol, the block address bits must be the same except for the bit(s) that select the plane.

The user can check operation status by monitoring R/B# pin or reading the Status Register (command 70h or 78h). The Read Status Register command is also available during Dummy Busy time ( $t_{DBSY}$ ). In case of failure in either page program, the fail bit of the Status Register will be set. Refer to Section 3.8 for further info.


The number of consecutive partial page programming operations (NOP) within the same page must not exceed the number indicated in Table 27. Pages may be programmed in any order within a block.

If a Multiplane Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted pages are not used for further reading or programming operations until the next uninterrupted block erases are complete for the applicable blocks.

### 3.4 Page Reprogram


Page Program may result in a fail, which can be detected by Read Status Register. In this event, the host may call Page Reprogram. This command allows the reprogramming of the same pattern of the last (failed) page into another memory location. The command sequence initiates with reprogram setup (8Bh), followed by the five cycle address inputs of the target page. If the target pattern for the destination page is not changed compared to the last page, the program confirm can be issued (10h) without any data input cycle, as described in Figure 11.

Figure 11. Page Reprogram



On the other hand, if the pattern bound for the target page is different from that of the previous page, data in cycles can be issued before program confirm '10h', as described in [Figure 12](#).

**Figure 12. Page Reprogram with Data Manipulation**



The device supports Random Data Input within a page. The column address of next data, which will be entered, may be changed to the address which follows the Random Data Input command (85h). Random Data Input may be operated multiple times regardless of how many times it is done in a page.

The Program Confirm command (10h) initiates the re-programming process. The internal write state controller automatically executes the algorithms and controls timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be issued to read the Status Register. The system controller can detect the completion of a program cycle by monitoring the R/B# output, or the Status bit (I/O6) of the Status Register. Only the Read Status command and Reset command are valid when programming is in progress. When the Page Program is complete, the Write Status Bit (I/O0) may be checked. The internal write verify detects only errors for 1's that are not successfully programmed to 0's. The command register remains in Read Status command mode until another valid command is written to the command register.

The Page Reprogram must be issued in the same plane as the Page Program that failed. In order to program the data to a different plane, use the Page Program operation instead. The Multiplane Page Reprogram can re-program two pages in parallel, one per plane. The Multiplane Page Reprogram operation is performed after a failed Multiplane Page Program operation. The command sequence is very similar to [Figure 27](#), except that it requires the Page Reprogram Command (8Bh) instead of 80h and 81h.

If a Page Reprogram operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted page is not used for further reading or programming operations until the next uninterrupted block erase is complete.

### 3.5 Block Erase

The Block Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command (60h). Only the block address bits are valid while the page address bits are ignored.

The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by the execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE# after the erase confirm command input, the internal write controller handles erase and erase verify. Once the erase process starts, the Read Status Register commands (70h or 78h) may be issued to read the Status Register.

The system controller can detect the completion of an erase by monitoring the R/B# output, or the Status bit (I/O6) of the Status Register. Only the Read Status commands (70h or 78h) and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O0) may be checked. [Figure 29](#) details this sequence.

If a Block Erase operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted block is erased under continuous power conditions before that block can be trusted for further programming and reading operations.

### 3.6 Multiplane Block Erase

Multiplane Block Erase allows the erase of two blocks in parallel, one block per memory plane.

The Block erase setup command (60h) must be repeated two times, followed by 1st and 2nd block address respectively (3 cycles each). As for block erase, D0h command makes embedded operation start. In this case, multiplane erase does not need any Dummy Busy Time between 1st and 2nd block insertion. See [Table 27](#) for performance information.

For the Multiplane Block Erase operation, the address of the first block must be within the first plane (PLA0 = 0) and the address of the second block in the second plane (PLA0 = 1). See [Figure 30](#) for a description of the legacy protocol. In this case, the block address bits for the first plane are all zero and the second address issued selects the block for both planes. [Figure 31](#) describes the sequences using the ONFI protocol. For both addresses issued in this protocol, the block address bits must be the same except for the bit(s) that select the plane.

The user can check operation status by monitoring R/B# pin or reading the Status Register (command 70h or 78h). The Read Status Register command is also available during Dummy Busy time ( $t_{DBSY}$ ). In case of failure in either erase, the fail bit of the Status Register will be set. Refer to [Section 3.7.2](#) for further information.

If a Multiplane Block Erase operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted blocks are erased under continuous power conditions before those blocks can be trusted for further programming and reading operations.

### 3.7 Copy Back Program

The copy back feature is intended to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is greatly improved. The benefit is especially obvious when a portion of a block needs to be updated and the rest of the block also needs to be copied to the newly assigned free block. The operation for performing a copy back is a sequential execution of page-read (without mandatory serial access) and Copy Back Program with the address of destination page. A read operation with the '35h' command and the address of the source page moves the whole page of data into the internal data register. As soon as the device returns to the Ready state, optional data read-out is allowed by toggling RE# (see [Figure 32](#)), or the Copy Back Program command (85h) with the address cycles of the destination page may be written. The Program Confirm command (10h) is required to actually begin programming.

The source and the destination pages in the Copy Back Program sequence must belong to the same device plane (same PLA0 for S34ML04G2). Copy Back Read and Copy Back Program for a given plane must be between odd address pages or between even address pages for the device to meet the program time ( $t_{PROG}$ ) specification. Copy Back Program may not meet this specification when copying from an odd address page (source page) to an even address page (target page) or from an even address page (source page) to an odd address page (target page).

The data input cycle for modifying a portion or multiple distinct portions of the source page is allowed as shown in [Figure 6.17](#).

If a Copy Back Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted page is not used for further reading or programming operations until the next uninterrupted block erase is complete.

#### 3.7.1 Multiplane Copy Back Program

The device supports Multiplane Copy Back Program with exactly the same sequence and limitations as the Page Program. Multiplane Copy Back Program must be preceded by two single page Copy Back Read command sequences (1st page must be read from the 1st plane and 2nd page from the 2nd plane).

Multiplane Copy Back cannot cross plane boundaries — the contents of the source page of one device plane can be copied only to a destination page of the same plane.

The Multiplane Copy Back Program sequence represented in [Figure 34](#) shows the legacy protocol. In this case, the block address bits for the first plane are all zero and the second address issued selects the block for both planes. [Figure 35](#) describes the sequence using the ONFI protocol. For both addresses issued in this protocol, the block address bits must be the same except for the bit(s) that select the plane.

If a Multiplane Copy Back Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted pages are not used for further reading or programming operations until the next uninterrupted block erases are complete for the applicable blocks.

#### 3.7.2 Special Read for Copy Back

The S34ML04G2 devices support Special Read for Copy Back. If Copy Back Read (described in [Section 3.7](#) and [Section 3.7.1](#)) is triggered with confirm command '36h' instead '35h', Copy Back Read from target page(s) will be executed with an increased internal ( $V_{PASS}$ ) voltage.

This special feature is used in order to minimize the number of read errors due to over-program or read disturb — it shall be used only if ECC read errors have occurred in the source page using Page Read or Copy Back Read sequences.

Excluding the Copy Back Read confirm command, all other features described in [Section 3.7](#) and [Section 3.7.1](#) for standard copy back remain valid (including the figures referred to in those sections).

### 3.8 Read Status Register

The Status Register is used to retrieve the status value for the last operation issued. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE# or RE#, whichever occurs last. This two-line control allows the system to poll the progress of each device in multiple memory connections even when R/B# pins are common-wired. Refer to [Section 10](#) for specific Status Register definition, and to [Figure 36](#) for timings.

If the Read Status Register command is issued during multiplane operations then Status Register polling will return the combined status value related to the outcome of the operation in the two planes according to the following table:

**Table 9. Read Status Definition**

Status Register Bit	Composite Status Value
Bit 0, Pass/Fail	OR
Bit 1, Cache Pass/Fail	OR

In other words, the Status Register is dynamic; the user is not required to toggle RE# / CE# to update it.

The command register remains in Status Read mode until further commands are issued. Therefore, if the Status Register is read during a random read cycle, the read command (00h) must be issued before starting read cycles.

Note: The Read Status Register command shall not be used for concurrent operations in multi-die stack configurations (single CE#). “Read Status Enhanced” shall be used instead.

### 3.9 Read Status Enhanced

Read Status Enhanced is used to retrieve the status value for a previous operation in the following cases:

- In the case of concurrent operations on a multi-die stack.

When two dies are stacked to form a dual-die package (DDP), it is possible to run one operation on the first die, then activate a different operation on the second die, for example: Erase while Read, Read while Program, etc.

- In the case of multiplane operations in the same die.

[Figure 37](#) defines the Read Status Enhanced behavior and timings. The plane and die address must be specified in the command sequence in order to retrieve the status of the die and the plane of interest.

Refer to [Table 10](#) for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued.

The Status Register is dynamic; the user is not required to toggle RE# / CE# to update it.

### 3.10 Read Status Register Field Definition

[Table 10](#) below lists the meaning of each bit of the Read Status Register and Read Status Enhanced

**Table 10. Status Register Coding**

ID	Page Program / Page Reprogram	Block Erase	Read	Read Cache	Cache Program / Cache Reprogram	Coding
0	Pass / Fail	Pass / Fail	NA	NA	Pass / Fail	N Page Pass: 0 Fail: 1
1	NA	NA	NA	NA	Pass / Fail	N - 1 Page Pass: 0 Fail: 1
2	NA	NA	NA	NA	NA	—
3	NA	NA	NA	NA	NA	—
4	NA	NA	NA	NA	NA	—
5	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Internal Data Operation Active: 0 Idle: 1
6	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy Busy: 0 Ready: 1
7	Write Protect	Write Protect	NA	NA	Write Protect	Protected: 0 Not Protected: 1



### 3.11 Reset

The Reset feature is executed by writing FFh to the command register. If the device is in the Busy state during random read, program, or erase mode, the Reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data may be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value E0h when WP# is high or value 60h when WP# is low. If the device is already in reset state a new Reset command will not be accepted by the command register. The R/B# pin transitions to low for  $t_{RST}$  after the Reset command is written. Refer to [Figure 38](#) for further details. The Status Register can also be read to determine the status of a Reset operation.

### 3.12 Read Cache

Read Cache can be used to increase the read operation speed, as defined in [Section 3.1](#), and it cannot cross a blockboundary. As soon as the user starts to read one page, the device automatically loads the next page into the cache register. Serialdata output may be executed while data in the memory is read into the cache register. Read Cache is initiated by the Page Read sequence (00-30h) on a page M.

After random access to the first page is complete (R/B# returned to high, or Read Status Register I/O6 switches to high), two command sequences can be used to continue read cache:

- Read Cache (command '31h' only): once the command is latched into the command register (see [Figure 40](#)), device goes busy for a short time ( $t_{CBSYR}$ ), during which data of the first page is transferred from the data register to the cache register. At the end of this phase, the cache register data can be output by toggling RE# while the next page (page address M+1) is read from the memory array into the data register.
- Read Cache Enhanced (sequence '00h' <page N address> '31'): once the command is latched into the command register (see [Figure 41](#)), device goes busy for a short time ( $t_{CBSYR}$ ), during which data of the first page is transferred from the data register to the cache register. At the end of this phase, cache register data can be output by toggling RE# while page N is read from the memory array into the data register.

Subsequent pages are read by issuing additional Read Cache or Read Cache Enhanced command sequences. If serial data output time of one page exceeds random access time ( $t_R$ ), the random access time of the next page is hidden by data downloading of the previous page.

On the other hand, if 31h is issued prior to completing the random access to the next page, the device will stay busy as long as needed to complete random access to this page, transfer its contents into the cache register, and trigger the random access to the following page.

To terminate the Read Cache operation, 3Fh command should be issued (see [Figure 42](#)). This command transfers data from the data register to the cache register without issuing next page read.

During the Read Cache operation, the device doesn't allow any other command except for 00h, 31h, 3Fh, Read SR, or Reset (FFh). To carry out other operations, Read Cache must be terminated by the Read Cache End command (3Fh) or the device must be reset by issuing FFh.

Read Status command (70h) may be issued to check the status of the different registers and the busy/ready status of the cached read operations.

- The Cache-Busy status bit I/O6 indicates when the cache register is ready to output new data.
- The status bit I/O5 can be used to determine when the cell reading of the current data register contents is complete.

**Note:** The Read Cache and Read Cache End commands reset the column counter, thus, when RE# is toggled to output the data of a given page, the first output data is related to the first byte of the page (column address 00h). Random Data Output command can be used to switch column address.



### 3.13 Cache Program

Cache Program can improve the program throughput by using the cache register. The Cache Program operation cannot cross a block boundary. The cache register allows new data to be input while the previous data that was transferred to the data register is programmed into the memory array.

After the serial data input command (80h) is loaded to the command register, followed by five cycles of address, a full or partial page of data is latched into the cache register.

Once the cache write command (15h) is loaded to the command register, the data in the cache register is transferred into the data register for cell programming. At this time the device remains in the Busy state for a short time ( $t_{CBSYW}$ ). After all data of the cache register is transferred into the data register, the device returns to the Ready state and allows loading the next data into the cache register through another Cache Program command sequence (80h-15h).

The Busy time following the first sequence 80h - 15h equals the time needed to transfer the data from the cache register to the data register. Cell programming the data of the data register and loading of the next data into the cache register is consequently processed through a pipeline model.

In case of any subsequent sequence 80h - 15h, transfer from the cache register to the data register is held off until cell programming of current data register contents is complete; till this moment the device will stay in a busy state ( $t_{CBSYW}$ ).

Read Status commands (70h or 78h) may be issued to check the status of the different registers, and the pass/fail status of the cached program operations.

- The Cache-Busy status bit I/O6 indicates when the cache register is ready to accept new data.
- The status bit I/O5 can be used to determine when the cell programming of the current data register contents is complete.
- The Cache Program error bit I/O1 can be used to identify if the previous page (page N-1) has been successfully programmed or not in a Cache Program operation. The status bit is valid upon I/O6 status bit changing to 1.
- The error bit I/O0 is used to identify if any error has been detected by the program/erase controller while programming page N. The status bit is valid upon I/O5 status bit changing to 1.

I/O1 may be read together with I/O0.

If the system monitors the progress of the operation only with R/B#, the last page of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O5 must be polled to find out if the last programming is finished before starting any other operation. See [Table 10](#) and [Figure 43](#) for more details.

If a Cache Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted pages are not used for further reading or programming operations until the next uninterrupted block erases are complete for the applicable blocks.

### 3.14 Multiplane Cache Program

The Multiplane Cache Program enables high program throughput by programming two pages in parallel, while exploiting the data and cache registers of both planes to implement cache.

The command sequence can be summarized as follows:

- Serial Data Input command (80h), followed by the five cycle address inputs and then serial data for the 1st page. Address for this page must be within 1st plane (PLA0 = 0). The data of 1st page other than those to be programmed do not need to be loaded. The device supports Random Data Input exactly like Page Program operation.
- The Dummy Page Program Confirm command (11h) stops 1st page data input and the device becomes busy for a short time ( $t_{DBSY}$ ).
- Once device returns to ready again, 81h command must be issued, followed by 2nd page address (5 cycles) and its serial data input. Address for this page must be within 2nd plane (PLA0 = 1). The data of 2nd page other than those to be programmed do not need to be loaded.
- Cache Program confirm command (15h). Once the cache write command (15h) is loaded to the command register, the data in the cache registers is transferred into the data registers for cell programming. At this time the device remains in the Busy state for a short time ( $t_{CBSYW}$ ). After all data from the cache registers are transferred into the data registers, the device returns to the Ready state, and allows loading the next data into the cache register through another Cache Program command sequence.

The sequence 80h...- 11h...-...81h...-...15h can be iterated, and each time the device will be busy for the  $t_{CBSYW}$  time needed to complete programming the current data register contents, and transferring the new data from the cache registers. The sequence to end Multiplane Cache Program is 80h...- 11h...-...81h...-...10h.

The Multiplane Cache Program is available only within two paired blocks in separate planes. [Figure 44](#) shows the legacy protocol for the Multiplane Cache Program operation. In this case, the block address bits for the first plane are all zero and the second address issued selects the block for both planes. [Figure 45](#) shows the ONFI protocol for the Multiplane Cache Program operation. For both addresses issued in this protocol, the block address bits must be the same except for the bit(s) that select the plane.

The user can check operation status by R/B# pin or Read Status Register commands (70h or 78h). If the user opts for 70h, Read Status Register will provide “global” information about the operation in the two planes.

- I/O6 indicates when both cache registers are ready to accept new data.
- I/O5 indicates when the cell programming of the current data registers is complete.
- I/O1 identifies if the previous pages in both planes (pages N-1) have been successfully programmed or not. This status bit is valid upon I/O6 status bit changing to 1.
- I/O0 identifies if any error has been detected by the program/erase controller while programming the two pages N. This status bit is valid upon I/O5 status bit changing to 1.

See [Table 10](#) for more details.

If the system monitors the progress of the operation only with R/B#, the last pages of the target program sequence must be programmed with Page Program Confirm command (10h). If the Cache Program command (15h) is used instead, the status bit I/O5 must be polled to find out if the last programming is finished before starting any other operation. Refer to [Section 3.8](#) for further information.

If a Multiplane Cache Program operation is interrupted by hardware reset, power failure or other means, the host must ensure that the interrupted pages are not used for further reading or programming operations until the next uninterrupted block erases are complete for the applicable blocks.

### 3.15 Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.

**Note:** If you want to execute Read Status command (0x70) after Read ID sequence, you should input dummy command (0x00) before Read Status command (0x70).

For the S34ML08G2 device, five read cycles sequentially output the manufacturer code (01h), and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.

The command register remains in Read ID mode until further commands are issued to it. [Figure 46](#) shows the operation sequence, while [Table 11](#) to [Table 16](#) explain the byte meaning.

**Table 11. Read ID for Supported Configurations**

Density	Org	V <sub>CC</sub>	1st	2nd	3rd	4th	5th
4 Gb	x8	3.3V	01h	DCh	90h	95h	56h
8 Gb (4 Gb x 2 – DDP with one CE#)	x8	3.3V	01h	D3h	D1h	95h	5Ah

**Table 12. Read ID Bytes**

Device Identifier Byte	Description
1st	Manufacturer Code
2nd	Device Identifier
3rd	Internal chip number, cell type, etc.
4th	Page Size, Block Size, Spare Size, Serial Access Time, Organization
5th	ECC, Multiplane information

#### 3<sup>rd</sup> ID Data

**Table 13. Read ID Byte 3 Description**

	Description	I/O7	I/O6	I/O5 I/O4	I/O3 I/O2	I/O1 I/O0
Internal Chip Number	1					00
	2					01
	4					10
	8					11
Cell type	2-level cell				00	
	4-level cell				01	
	8-level cell				10	
	16-level cell				11	
Number of simultaneously programmed pages	1			00		
	2			01		
	4			10		
	8			11		
Interleave program Between multiple chips	Not supported		0			
	Supported		1			
Cache Program	Not supported	0				
	Supported	1				

**Table 15. Read ID Byte 4 Description**

	Description	I/O7	I/O6	I/O5 I/O4	I/O3	I/O2	I/O1 I/O0
Page Size (without spare area)	1 kB						0 0
	2 kB						0 1
	4 kB						1 0
	8 kB						1 1
Block Size (without spare area)	64 kB			0 0			
	128 kB			0 1			
	256 kB			1 0			
	512 kB			1 1			
Spare Area Size (byte / 512 byte)	16					0	
	32					1	
Serial Access Time	50 ns / 30 ns	0			0		
	25 ns	1			0		
	Reserved	0			1		
	Reserved	1			1		
Organization	x8		0				
	x16		1				

**5<sup>th</sup> ID Data**
**Table 16. Read ID Byte 5 Description**

	Description	I/O7	I/O6 I/O5 I/O4	I/O3 I/O2	I/O1 I/O0
ECC Level	1 bit / 512 bytes				0 0
	2 bit / 512 bytes				0 1
	4 bit / 512 bytes				1 0
	8 bit / 512 bytes				1 1
Plane Number	1			0 0	
	2			0 1	
	4			1 0	
	8			1 1	
Plane Size (without spare area)	64 Mb		0 0 0		
	128 Mb		0 0 1		
	256 Mb		0 1 0		
	512 Mb		0 1 1		
	1 Gb		1 0 0		
	2 Gb		1 0 1		
	4 Gb		1 1 0		
Reserved		0			

### **3.16 Read ID2**

The device contains an alternate identification mode, initiated by writing 30h-65h-00h to the command register, followed by address inputs, followed by command 30h. The address S34ML04G2 will be 00h-02h-02h-00h-00h. The ID2 data can then be read from the device by pulsing RE#. The command register remains in Read ID2 mode until further commands are issued to it. [Figure 47](#) shows the Read ID2 command sequence. Read ID2 values are all 0xFs, unless specific values are requested when ordering.

### **3.17 Read ONFI Signature**

To retrieve the ONFI signature, the command 90h together with an address of 20h shall be entered (i.e. it is not valid to enter an address of 00h and read 36 bytes to get the ONFI signature). The ONFI signature is the ASCII encoding of 'ONFI' where 'O' = 4Fh, 'N' = 4Eh, 'F' = 46h, and 'I' = 49h. Reading beyond four bytes yields indeterminate values. [Figure 48](#) shows the operation sequence.

## 7.1 Read Parameter Page

The device supports the ONFI Read Parameter Page operation, initiated by writing ECh to the command register, followed by an address input of 00h. The host may monitor the R/B# pin or wait for the maximum data transfer time ( $t_{\text{R}}$ ) before reading the Parameter Page data. The command register remains in Parameter Page mode until further commands are issued to it. If the Status Register is read to determine when the data is ready, the Read Command (00h) must be issued before starting read cycles. [Figure 49](#) shows the operation sequence, while [Table 17](#) explains the parameter fields.

**Note:** For 32nm SkyHigh NAND, for a particular condition, the Read Parameter Page command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Parameter Page command. Issuance of Reset before the Read Parameter Page command will provide the correct values and will not output 00h values.

**Table 17. Parameter Page Description**

Byte	O/M	Description	Values
<b>Revision Information and Features Block</b>			
0-3	M	Parameter page signature Byte 0: 4Fh, "O" Byte 1: 4Eh, "N" Byte 2: 46h, "F" Byte 3: 49h, "I"	4Fh, 4Eh, 46h, 49h
4-5	M	Revision number 2-15 Reserved (0) 1 1 = supports ONFI version 1.0 0 Reserved (0)	02h, 00h
6-7	M	Features supported 5-15 Reserved (0) 4 1 = supports odd to even page Copyback 3 1 = supports interleaved operations 2 1 = supports non-sequential page programming 1 1 = supports multiple LUN operations 0 1 = supports 16-bit data bus width	1Eh, 00h
8-9	M	Optional commands supported 6-15 Reserved (0) 5 1 = supports Read Unique ID 4 1 = supports Copyback 3 1 = supports Read Status Enhanced 2 1 = supports Get Features and Set Features 1 1 = supports Read Cache commands 0 1 = supports Page Cache Program command	3Bh, 00h
10-31		Reserved (0)	00h
<b>Manufacturer Information Block</b>			
32-43	M	Device manufacturer (12 ASCII characters)	53h, 50h, 41h, 4Eh, 53h, 49h, 4Fh, 4Eh, 20h, 20h, 20h, 20h
44-63	M	Device model (20 ASCII characters)	53h, 33h, 34h, 4Dh, 4Ch, 30h, 38h, 47h, 32h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h, 20h
64	M	JEDEC manufacturer ID	01h
65-66	O	Date code	00h
67-79		Reserved (0)	00h
<b>Memory Organization Block</b>			
80-83	M	Number of data bytes per page	00h, 08h, 00h, 00h
84-85	M	Number of spare bytes per page	80h, 00h
86-89	M	Number of data bytes per partial page	00h, 00h, 00h, 00h
90-91	M	Number of spare bytes per partial page	00h, 00h
92-95	M	Number of pages per block	40h, 00h, 00h, 00h
96-99	M	Number of blocks per logical unit (LUN)	00h, 10h, 00h, 00h
100	M	Number of logical units (LUNs)	02h
101	M	Number of address cycles 4-7 Column address cycles 0-3 Row address cycles	23h
102	M	Number of bits per cell	01h

**Table 5. Parameter Page Description (Continued)**

Byte	O/M	Description	Values
103-104	M	Bad blocks maximum per LUN	50h, 00h
105-106	M	Block endurance	01h, 05h
107	M	Guaranteed valid blocks at beginning of target	01h
108-109	M	Block endurance for guaranteed valid blocks	01h, 03h
110	M	Number of programs per page	04h
111	M	Partial programming attributes 5-7 Reserved 4 1 = partial page layout is partial page data followed by partial page spare 1-3 Reserved 0 1 = partial page programming has constraints	00h
112	M	Number of bits ECC correctability	04h
113	M	Number of interleaved address bits 4-7 Reserved (0) 0-3 Number of interleaved address bits	01h
114	O	Interleaved operation attributes 4-7 Reserved (0) 3 Address restrictions for program cache 2 1 = program cache supported 1 1 = no block address restrictions 0 Overlapped / concurrent interleaving support	04h
115-127		Reserved (0)	00h
<b>Electrical Parameters Block</b>			
128	M	I/O pin capacitance	0Ah
129-130	M	Timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0, shall be 1	1Fh, 00h
131-132	O	Program cache timing mode support 6-15 Reserved (0) 5 1 = supports timing mode 5 4 1 = supports timing mode 4 3 1 = supports timing mode 3 2 1 = supports timing mode 2 1 1 = supports timing mode 1 0 1 = supports timing mode 0	1Fh, 00h
133-134	M	t <sub>PROG</sub> Maximum page program time (μs)	BCh, 02h
135-136	M	t <sub>BERS</sub> Maximum block erase time (μs)	10h, 27h
137-138	M	t <sub>R</sub> Maximum page read time (μs)	1Eh, 00h
139-140	M	t <sub>CCS</sub> Minimum Change Column setup time (ns)	C8h, 00h
141-163		Reserved (0)	00h
<b>Vendor Block</b>			
164-165	M	Vendor specific Revision number	00h
166-253		Vendor specific	00h
254-255	M	Integrity CRC	16h, 26h
<b>Redundant Parameter Pages</b>			
256-511	M	Value of bytes 0-255	Repeat Value of bytes 0-255
512-767	M	Value of bytes 0-255	Repeat Value of bytes 0-255
768+	O	Additional redundant parameter pages	FFh

**Note**  
 1. "O" Stands for Optional, "M" for Mandatory.

### 3.19 Read Unique ID (Contact Factory)

The device supports the ONFI Read Unique ID function, initiated by writing EDh to the command register, followed by an address input of 00h. The host must monitor the R/B# pin or wait for the maximum data transfer time ( $t_R$ ) before reading the Unique ID data. The first sixteen bytes returned by the flash is a unique value. The next sixteen bytes returned are the bit-wise complement of the unique value. The host can verify the Unique ID was read correctly by performing an XOR of the two values. The result should be all ones. The command register remains in Unique ID mode until further commands are issued to it. [Figure 50](#) shows the operation sequence, while [Table 18](#) shows the Unique ID data contents. SkyHigh guarantees unique id support feature with aspecial model number shown in the OPN combination in [Section 10. Ordering Information](#).

**Note:** For 32nm SkyHigh NAND, for a particular condition, the Read Unique ID command does not give the correct values. To overcome this issue, the host must issue a Reset command before the Read Unique ID command. Issuance of Reset before the Read Unique ID command will provide the correct values and will not output 00h values.

**Table 18. Unique ID Data Description (Contact Factory)**

Byte	Description
0-15	Unique ID
16-31	ID Complement
32-47	Unique ID
48-63	ID Complement
64-79	Unique ID
80-95	ID Complement
96-111	Unique ID
112-127	ID Complement
128-143	Unique ID
144-159	ID Complement
160-175	Unique ID
176-191	ID Complement



**Table 18. Unique ID Data Description (Contact Factory) (Continued)**

Byte	Description
192-207	Unique ID
208-223	ID Complement
224-239	Unique ID
240-255	ID Complement
256-271	Unique ID
272-287	ID Complement
288-303	Unique ID
304-319	ID Complement
320-335	Unique ID
336-351	ID Complement
352-367	Unique ID
368-383	ID Complement
384-399	Unique ID
400-415	ID Complement
416-431	Unique ID
432-447	ID Complement
448-463	Unique ID
464-479	ID Complement
480-495	Unique ID
496-511	ID Complement

**Note**

25. For 32 nm NAND, for a particular condition, if read unique id does not give the correct values, the host must issue a Reset command before the read unique id command. Issuance of Reset before the read unique id command will provide the correct values and will not output false values.

### 3.20 One-Time Programmable (OTP) Entry

The device contains a one-time programmable (OTP) area, which is accessed by writing 29h-17h-04h-19h to the command register. The device is then ready to accept Page Read and Page Program commands (refer to [Section 3.1 Page Read](#) and [Section 3.2 Page Program](#)). The OTP area is of a single erase block size (64 pages), and hence only row addresses between 00h and 3Fh are allowed. The host must issue the Reset command (refer to [Section 3.11 Reset](#)) to exit the OTP area and access the normal flash array. The Block Erase command is not allowed in the OTP area. Refer to [Figure 51](#) for more detail on the OTP Entry command sequence.

## 4. Signal Descriptions

### 4.1 Data Protection and Power On / Off Sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever VCC is below about 1.8V.

The power-up and power-down sequence is shown in Figure 52.

The Ready/Busy signal shall be valid within 100 μs after the power supplies have reached the minimum values (as specified on), and shall return to one within 5 ms (max).

During this busy time, the device executes the initialization process (cam reading), and dissipates a current I<sub>CC0</sub> (30 mA max), in addition, it disregards all commands excluding Read Status Register (70h).

At the end of this busy time, the device defaults into “read setup”, thus if the user decides to issue a page read command, the 00h command may be skipped.


The WP# pin provides hardware protection and is recommended to be kept at V<sub>IL</sub> during power-up and power-down. A recovery time of minimum 100 μs is required before the internal circuit gets ready for any command sequences as shown in Figure 52. The two-step command sequence for Program/erase provides additional software protection.

### 4.2 Ready/Busy

The Ready/Busy output provides a method of indicating the completion of a page program, erase, copyback, or read completion. The R/B# pin is normally high and goes to low when the device is busy (after a reset, read, program, or erase operation). It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B# outputs to be Or-tied. Because the pull-up resistor value is related to t<sub>r</sub> (R/B#) and the current drain during busy (ib<sub>busy</sub>), and output load capacitance is related to t<sub>f</sub>, an appropriate value can be obtained with the reference chart shown in Figure 13.

For example, for a particular system with 20 pF of output load, t<sub>r</sub> from V<sub>CC</sub> to V<sub>OL</sub> at 10% to 90% will be 10 ns, whereas for a particular load of 50 pF, SkyHigh measured it to be 20 ns as shown in Figure 13.

Figure 13. Ready/Busy Pin Electrical Application



R<sub>p</sub> value guidance

$$R_p (\text{min.}) = \frac{V_{CC} (\text{Max.}) - V_{OL} (\text{Max.})}{I_{OL} + \sum I_L} = \frac{3.2V}{8\text{mA} + \sum I_L}$$


where I<sub>L</sub> is the sum of the input currents of all devices tied to the R/B# pin.  
R<sub>p</sub>(max) is determined by maximum permissible limit of t<sub>r</sub>.

### 4.3 Write Protect Operation

Erase and program operations are aborted if WP# is driven low during busy time, and kept low for about 100 ns. Switching WP# low during this time is equivalent to issuing a Reset command (FFh). The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The R/B# pin will stay low for  $t_{RST}$  (similarly to Figure 38). At the end of this time, the command register is ready to process the next command, and the Status Register bit I/O6 will be cleared to 1, while I/O7 value will be related to the WP# value. Refer to Table 10 for more information on device status.

Erase and program operations are enabled or disabled by setting WP# to high or low respectively, prior to issuing the setup commands (80h or 60h). The level of WP# shall be set  $t_{WW}$  ns prior to raising the WE# pin for the set up command, as explained in Figure 53 and Figure 54.

Figure 14. WP# Low Timing Requirements during Program/Erase Command Sequence



## 5. Electrical Characteristics

### 5.1 Valid Blocks

**Table 19. Valid Blocks**

Device	Symbol	Min	Typ	Max	Unit
S34ML04G2	$N_{VB}$	4016	—	4096	Blocks

1. S34ML08G2 has double the number of blocks shown on table 19.

### 5.2 Absolute Maximum Ratings

**Table 20. Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Ambient Operating Temperature (Industrial Temperature Range)	$T_A$	-40 to +85	°C
Temperature under Bias	$T_{BIAS}$	-50 to +125	°C
Storage Temperature	$T_{STG}$	-65 to +150	°C
Input or Output Voltage	$V_{IO}$ (2)	-0.6 to +4.6	V
Supply Voltage	$V_{CC}$	-0.6 to +4.6	V

**Notes:**

1. Except for the rating "Operating Temperature Range", stresses above those listed in the table [Absolute Maximum Ratings](#) "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.
2. Minimum Voltage may undershoot to -2V during transition and for less than 20 ns during transitions.
3. Maximum Voltage may overshoot to  $V_{CC} + 2.0V$  during transition and for less than 20 ns during transitions.

### 5.3 Recommended Operating Conditions

**Table 21. Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Units
Vcc Supply Voltage	$V_{CC}$	2.7	3.3	3.6	V
Ground Supply Voltage	$V_{SS}$	0	0	0	V

### 5.4 AC Test Conditions

**Table 22. AC Test Conditions**

Parameter	Value
Input Pulse Levels	0.0 V to $V_{CC}$
Input Rise and Fall Times	5 ns
Input and Output Timing Levels	$V_{CC} / 2$
Output Load (2.7V - 3.6V)	1 TTL Gate and $CL = 50$ pF

## 5.5 AC Characteristics

**Table 23. AC Characteristics**

Parameter	Symbol	Min	Max	Unit
ALE to RE# delay	$t_{AR}$	10	—	ns
ALE hold time	$t_{ALH}$	5	—	ns
ALE setup time	$t_{ALS}$	10	—	ns
Address to data loading time	$t_{ADL}$	70	—	ns
CE# low to RE# low	$t_{CR}$	10	—	ns
CE# hold time	$t_{CH}$	5	—	ns
CE# high to output High-Z	$t_{CHZ}$	—	30	ns
CLE hold time	$t_{CLH}$	5	—	ns
CLE to RE# delay	$t_{CLR}$	10	—	ns
CLE setup time	$t_{CLS}$	10	—	ns
CE# access time	$t_{CEA}$ (29)	—	25	ns
CE# high to output hold	$t_{COH}$ (28)	15	—	ns
CE# high to ALE or CLE don't care	$t_{CSD}$	10	—	ns
CE# setup time	$t_{CS}$	20	—	ns
Data hold time	$t_{DH}$	5	—	ns
Data setup time	$t_{DS}$	10	—	ns
		—		
Data transfer from cell to register (S34ML04G2)	$t_R$	—	30	$\mu$ s
Output High-Z to RE# low	$t_{IR}$	0	—	ns
Read cycle time	$t_{RC}$	25	—	ns
RE# access time	$t_{REA}$	—	20	ns
RE# high hold time	$t_{REH}$	10	—	ns
RE# high to output hold	$t_{RHOH}$ (28)	15	—	ns
RE# high to WE# low	$t_{RHW}$	100	—	ns
RE# high to output High-Z	$t_{RHZ}$	—	100	ns
RE# low to output hold	$t_{RLOH}$	5	—	ns
RE# pulse width	$t_{RP}$	12	—	ns
Ready to RE# low	$t_{RR}$	20	—	ns
Device resetting time (Read/Program/Erase)	$t_{RST}$	—	5/10/500	$\mu$ s
WE# high to busy	$t_{WB}$	—	100	ns
Write cycle time	$t_{WC}$	25	—	ns
WE# high hold time	$t_{WH}$	10	—	ns
WE# high to RE# low	$t_{WHR}$	60	—	ns
WE# high to RE# low for Random Data Output	$t_{WHR2}$	200	—	ns
WE# pulse width	$t_{WP}$	12	—	ns
Write protect time	$t_{WW}$	100	—	ns

**Notes**

26. The time to Ready depends on the value of the pull-up resistor tied to R/B# pin.

27. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5  $\mu$ s.

28. CE# low to high or RE# low to high can be at different times and produce three cases. Depending on which signal comes high first, either  $t_{COH}$  or  $t_{RHOH}$  will be met.

29. During data output,  $t_{CEA}$  depends partly on  $t_{CR}$  (CE# low to RE# low). If  $t_{CR}$  exceeds the minimum value specified, then the maximum time for  $t_{CEA}$  may also be exceeded ( $t_{CEA} = t_{CR} + t_{REA}$ ).

## 5.6 DC Characteristics

**Table 24. DC Characteristics and Operating Conditions**

Parameter		Symbol	Test Conditions	Min	Typ	Max	Units
Power On Current		$I_{CC0}$	FFh command input after power on	—	—	50 per device	mA
Operating Current	Sequential Read	$I_{CC1}$	$t_{RC} = t_{RC}(\text{min})$ $CE\# = V_{IL}$ , $I_{out} = 0$ mA	—	15	30	mA
	Program	$I_{CC2}$	Normal	—	15	30	mA
			Cache	—	15	30	mA
Erase	$I_{CC3}$	—	—	15	30	mA	
Standby Current, (TTL)		$I_{CC4}$	$CE\# = V_{IH}$ , $WP\# = 0/V_{CC}$	—	—	1	mA
Standby Current, (CMOS)		$I_{CC5}$	$CE\# = V_{CC} - 0.2$ , $WP\# = 0/V_{CC}$	—	10	50	$\mu\text{A}$
Input Leakage Current		$I_{LI}$	$V_{IN} = 0$ to $V_{CC}(\text{max})$	—	—	$\pm 10$	$\mu\text{A}$
Output Leakage Current		$I_{LO}$	$V_{OUT} = 0$ to $V_{CC}(\text{max})$	—	—	$\pm 10$	$\mu\text{A}$
Input High Voltage		$V_{IH}$	—	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V
Input Low Voltage		$V_{IL}$	—	-0.3	—	$V_{CC} \times 0.2$	V
Output High Voltage		$V_{OH}$	$I_{OH} = -400 \mu\text{A}$	2.4	—	—	V
Output Low Voltage		$V_{OL}$	$I_{OL} = 2.1$ mA	—	—	0.4	V
Output Low Current (R/B#)		$I_{OL(R/B\#)}$	$V_{OL} = 0.4\text{V}$	8	10	—	mA
Erase and Program Lockout Voltage		$V_{LKO}$	—	—	1.8	—	V

**Notes**

30. All  $V_{CC}$  pins, and  $V_{SS}$  pins respectively, are shorted together.

31. Values listed in this table refer to the complete voltage range for  $V_{CC}$  and to a single device in case of device stacking.

32. All current measurements are performed with a 0.1  $\mu\text{F}$  capacitor connected between the  $V_{CC}$  Supply Voltage pin and the  $V_{SS}$  Ground pin.

33. Standby current measurement can be performed after the device has completed the initialization process at power up. Refer to [Section 4.1](#) for more details.

## 5.7 Pin Capacitance

**Table 9. Pin Capacitance (TA = 25°C, f=1.0 MHz)**

Parameter	Symbol	Test Condition	Min	Max	Unit
Input	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	10	pF
Input / Output	C <sub>IO</sub>	V <sub>IL</sub> = 0V	—	10	pF

**Note**

1. For the stacked devices version the Input is 10 pF x [number of stacked chips] and the Input/Output is 10 pF x [number of stacked chips].

### 5.7.1 Power Consumptions and Pin Capacitance for Allowed Stacking Configurations

When multiple dies are stacked in the same package, the power consumption of the stack will increase according to the number of chips. As an example, the standby current is the sum of the standby currents of all the chips, while the active power consumption depends on the number of chips concurrently executing different operations.

When multiple dies are stacked in the same package the pin/ball capacitance for the single input and the single input/output of the combo package must be calculated based on the number of chips sharing that input or that pin/ball.

## 5.8 Thermal Resistance

**Table 26. Thermal Resistance**

Parameter	Symbol	TS048	VBM063	VBT067	Unit
Theta JA	Thermal Resistance (Junction to Ambient)	40	39	39	°C/W

**Note**

35. Test conditions follow standard methods and procedures for measuring thermal impedance in accordance with EIA/JESD51.

## 5.9 Program / Erase Characteristics

**Table 27. Program / Erase Characteristics**

Parameter	Description	Min	Typ	Max	Unit
Program Time / Multiplane Program Time (37)	t <sub>PROG</sub>	—	300	700	μs
Dummy Busy Time for Multiplane Program (S34ML04G2)	t <sub>DBSY</sub>	—	0.5	1	μs
Cache Program short busy time	t <sub>CBSYW</sub>	—	5	t <sub>PROG</sub>	μs
Number of partial Program Cycles in the same page	Main + Spare	—	—	4	Cycle
Block Erase Time / Multiplane Erase Time (S34ML04G2)	t <sub>BERS</sub>	—	3.5	10	ms
Read Cache busy time (S34ML04G2)	t <sub>CBSYR</sub>	—	5	t <sub>R</sub>	μs

**Notes**

36. Typical program time is defined as the time within which more than 50% of the whole pages are programmed (V<sub>CC</sub> = 3.3V, 25°C).


37. Copy Back Read and Copy Back Program for a given plane must be between odd address pages or between even address pages for the device to meet the program time (t<sub>PROG</sub>) specification. Copy Back Program may not meet this specification when copying from an odd address page (source page) to an even address page (target page) or from an even address page (source page) to an odd address page (target page).

## 6. Timing Diagrams

### 6.1 Command Latch Cycle

Command Input bus operation is used to give a command to the memory device. Commands are accepted with Chip Enable low, Command Latch Enable High, Address Latch Enable low, and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/ erase) the Write Protect pin must be high.


Figure 15. Command Latch Cycle



### 6.2 Address Latch Cycle

Address Input bus operation allows the insertion of the memory address. To insert the 27 (x8 Device) addresses needed to access the 1 Gb, four write cycles are needed. Addresses are accepted with Chip Enable low, Address Latch Enable High, Command Latch Enable low, and Read Enable High and latched on the rising edge of Write Enable. Moreover, for commands that start a modify operation (write/ erase) the Write Protect pin must be high.

Figure 16. Address Latch Cycle






### 6.3 Data Input Cycle Timing


Data Input bus operation allows the data to be programmed to be sent to the device. The data insertion is serially, and timed by the Write Enable cycles. Data is accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable.

Figure 17. Input Data Latch Cycle



### 6.4 Data Output Cycle Timing (CLE=L, WE#=H, ALE=L, WP#=H)

Figure 18. Data Output Cycle Timing




**Notes**

- 38. Transition is measured at  $\pm 200$  mV from steady state voltage with load.
- 39. This parameter is sampled and not 100% tested.
- 40.  $t_{RHOH}$  starts to be valid when frequency is lower than 33 MHz.

## 6.5 Data Output Cycle Timing (EDO Type, CLE=L, WE#=H, ALE=L)

Figure 19. Data Output Cycle Timing (EDO)




**Notes**

- 41. Transition is measured at  $\pm 200$  mV from steady state voltage with load.
- 42. This parameter is sampled and not 100% tested.
- 43.  $t_{RLOH}$  is valid when frequency is higher than 33 MHz.
- 44.  $t_{RHOH}$  starts to be valid when frequency is lower than 33 MHz.

## 6.6 Page Read Operation

Figure 20. Page Read Operation (Read One Page)




**Note**

- 45. If Status Register polling is used to determine completion of the read operation, the Read Command (00h) must be issued before data can be read from the page buffer.


### 6.7 Page Read Operation (Interrupted by CE#)

Figure 21. Page Read Operation Interrupted by CE#




### 6.8 Page Read Operation Timing with CE# Don't Care

Figure 22. Page Read Operation Timing with CE# Don't Care



## 6.9 Page Program Operation

Figure 23. Page Program Operation




**Note**

46.  $t_{ADL}$  is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.


## 6.10 Page Program Operation Timing with CE# Don't Care

Figure 24. Page Program Operation Timing with CE# Don't Care



## 6.11 Page Program Operation with Random Data Input

Figure 25. Random Data Input




**Note**

47.  $t_{ADL}$  is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.


## 6.12 Random Data Output In a Page

Figure 26. Random Data Output




### 6.13 Multiplane Page Program Operation — S34ML04G2

Figure 27. Multiplane Page Program




Ex.) Address Restriction for Multiplane Page Program



**Notes**

- 48. Any command between 11h and 81h is prohibited except 70h, 78h, and FFh.
- 49. A18 is the plane address bit for x8 devices. A17 is the plane address bit for x16 devices.

Figure 28. Multiplane Page Program (ONFI 1.0 Protocol)




**Notes**

- 50. C1A-C2A Column address for page A. C1A is the least significant byte.
- 51. R1A-R3A Row address for page A. R1A is the least significant byte.
- 52. D0A-DnA Data to program for page A.
- 53. C1B-C2B Column address for page B. C1B is the least significant byte.
- 54. R1B-R3B Row address for page B. R1B is the least significant byte.
- 55. D0B-DnB Data to program for page B.
- 56. The block address bits must be the same except for the bit(s) that select the plane.


### 6.14 Block Erase Operation

Figure 29. Block Erase Operation (Erase One Block)




### 6.15 Multiplane Block Erase — S34ML04G2

Figure 30. Multiplane Block Erase




Ex.) Address Restriction for Multiplane Block Erase Operation



**Note**  
57. A18 is the plane address bit for x8 devices. A17 is the plane address bit for x16 devices.

Figure 31. Multiplane Block Erase (ONFI 1.0 Protocol)




**Notes**

- 58. R1A-R3A Row address for block on plane 0. R1A is the least significant byte.
- 59. R1B-R3B Row address for block on plane 1. R1B is the least significant byte.
- 60. The block address bits must be the same except for the bit(s) that select the plane.


## 6.16 Copy Back Read with Optional Data Readout

Figure 32. Copy Back Read with Optional Data Readout



## 6.17 Copy Back Program Operation With Random Data Input


Figure 33. Copy Back Program with Random Data Input





## 6.18 Multiplane Copy Back Program — S34ML04G2


Figure 34. Multiplane Copy Back Program



**Notes**

- 61. Copy Back Program operation is allowed only within the same memory plane.
- 62. Any command between 11h and 81h is prohibited except 70h, 78h, and FFh.
- 63. A18 is the plane address bit for x8 devices. A17 is the plane address bit for x16 devices.


Figure 35. Multiplane Copy Back Program (ONFI 1.0 Protocol)




**Notes**

- 64. C1A-C2A Column address for page A. C1A is the least significant byte.
- 65. R1A-R3A Row address for page A. R1A is the least significant byte.
- 66. C1B-C2B Column address for page B. C1B is the least significant byte.
- 67. R1B-R3B Row address for page B. R1B is the least significant byte.
- 68. The block address bits must be the same except for the bit(s) that select the plane.


### 6.19 Read Status Register Timing



### 6.20 Read Status Enhanced Timing



### 6.21 Reset Operation Timing



## 6.22 Read Cache

Figure 39. Read Cache Operation Timing







Figure 40. "Sequential" Read Cache Timing, Start (and Continuation) of Cache Operation



**Figure 41. “Random” Read Cache Timing, Start (and Continuation) of Cache Operation**




**Figure 42. Read Cache Timing, End Of Cache Operation**




## 6.23 Cache Program

Figure 43. Cache Program



## 6.24 Multiplane Cache Program — S34ML04G2


Figure 44. Multiplane Cache Program



**Notes**

- 69. Read Status Register (70h) is used in the figure. Read Status Enhanced (78h) can be also used.
- 70. A18 is the plane address bit for x8 devices. A17 is the plane address bit for x16 devices.

Figure 45. Multiplane Cache Program (ONFI 1.0 Protocol)




**Notes**

71. The block address bits must be the same except for the bit(s) that select the plane.

72. Read Status register (70h) is used in the figure. Read Status Enhanced (78h) can be also used.


## 6.25 Read ID Operation Timing

Figure 46. Read ID Operation Timing — 8 Gb



## 6.26 Read ID2 Operation Timing

Figure 47. Read ID2 Operation Timing



### Notes


73. 4-cycle address is shown. For S34ML04G2, insert an additional address cycle of 00h.

74. If Status Register polling is used to determine completion of the Read ID2 operation, the Read Command (00h) must be issued before ID2 data can be read from the flash.




## 6.27 Read ONFI Signature Timing

Figure 48. ONFI Signature Timing



## 6.28 Read Parameter Page Timing

Figure 49. Read Parameter Page Timing




**Note**

75. If Status Register polling is used to determine completion of the read operation, the Read Command (00h) must be issued before data can be read from the page buffer.


## 6.29 Read Unique ID Timing (Contact Factory)

Figure 50. Read Unique ID Timing




### 6.30 OTP Entry Timing

Figure 51. OTP Entry Timing



### 6.31 Power On and Data Protection Timing

Figure 52. Power On and Data Protection Timing



Note  
76.  $V_{TH} = 1.8$  Volts.

### 6.32 WP# Handling

Figure 53. Program Enabling / Disabling Through WP# Handling






Figure 54. Erase Enabling / Disabling Through WP# Handling



## 9. Physical Interface

### 9.1 Physical Diagram

#### 9.1.1 48-Pin Thin Small Outline Package (TSOP1)



PACKAGE	TS2 48		
JEDEC	MO-142 (D) DD		
SYMBOL	MIN	NOM	MAX
A	---	---	1.20
A1	0.05	---	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	---	0.16
c	0.10	---	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	---	8
R	0.08	---	0.20
N	48		


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1994).
2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN); INK OR LASER MARK.
4. TO BE DETERMINED AT THE SEATING PLANE [C], THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
9. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

5007 \f16-038 \ 6.5.13

9.1.2 63-Pin Ball Grid Array (BGA)

Figure 7. VLD063 — 63-Pin BGA, 11 mm x 9 mm Package



PACKAGE	VLD 063			
JEDEC	M0-207(M)			
	11.00 mm x 9.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
A	---	---	1.00	PROFILE
A1	0.25	---	---	BALL HEIGHT
D	11.00 BSC.			BODY SIZE
E	9.00 BSC.			BODY SIZE
D1	8.80 BSC.			MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n	63			BALL COUNT
∅b	0.40	0.45	0.50	BALL DIAMETER
eE	0.80 BSC.			BALL PITCH
eD	0.80 BSC.			BALL PITCH
SD	0.40 BSC.			SOLDER BALL PLACEMENT
SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A3-A8,B2-B8,C1,C2,C9,C10 D1,D2,D9,D10,E1,E2,E9,E10 F1,F2,F9,F10,G1,G2,G9,G10 H1,H2,H9,H10,J1,J2,J9,J10 K1,K2,K9,K10 L3-L8,M3-M8			DEPOPULATED SOLDER BALLS

NOTES:


- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- [e] REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.  
SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.  
n IS THE TOTAL NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.  
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.  
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

g50131 16-038.28 | 6.5.13


## 8. System Interface

To simplify system interface, CE# may be unasserted during data loading or sequential data reading as shown in Figure 58. By operating in this way, it is possible to connect NAND flash to a microprocessor.


**Figure 58. Program Operation with CE# Don't Care**



**Figure 59. Read Operation with CE# Don't Care**



**Figure 60. Page Programming Within a Block**



## 9. Error Management

### 9.1 System Bad Block Replacement


Over the lifetime of the device, additional Bad Blocks may develop. In this case, each bad block has to be replaced by copying any valid data to a new block. These additional Bad Blocks can be identified whenever a program or erase operation reports “Fail” in the Status Register.

The failure of a page program operation does not affect the data in other pages in the same block, thus the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. Refer to Table 28 and Figure 61 for the recommended procedure to follow if an error occurs during an operation.

**Table 28. Block Failure**

Operation	Recommended Procedure
Erase	Block Replacement
Program	Block Replacement
Read	ECC (4 bit / 512+16 byte)

**Figure 61. Bad Block Replacement**




**Notes**

- 77. An error occurs on the N<sup>th</sup> page of Block A during a program operation.
- 78. Data in Block A is copied to the same location in Block B, which is a valid block.
- 79. The N<sup>th</sup> page of block A, which is in controller buffer memory, is copied into the N<sup>th</sup> page of Block B.
- 80. Bad block table should be updated to prevent from erasing or programming Block A.

## 9.2 Bad Block Management

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor. The devices are supplied with all the locations inside valid blocks erased (FFh). The Bad Block Information is written prior to shipping. Any block where the 1st byte in the spare area of the 1st or 2nd or last page does not contain FFh is a Bad Block. That is, if the first page has an FF value and should have been a non-FF value, then the non-FF value in the second page or the last page will indicate a bad block. The Bad Block Information must be read before any erase is attempted, as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information, it is recommended to create a Bad Block table following the flowchart shown in Figure 62. The host is responsible to detect and track bad blocks, both factory bad blocks and blocks that may go bad during operation. Once a block is found to be bad, data should not be written to that block. The 1st block, which is placed on 00h block address is guaranteed to be a valid block.


**Figure 62. Bad Block Management Flowchart**



**Note**  
81. Check for FFh at the 1st byte in the spare area of the 1st, 2nd, and last pages.

## 10. Ordering Information

The ordering part number is formed by a valid combination of the following:



### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid Combinations								
Device Family	Density	Technology	Bus Width	Package Type	Temperature Range	Additional Ordering Options	Packing Type	Package Description
S34ML	08G	2	01	BH, TF	I, A, V, B	00	0, 3	BGA, TSOP



## 11. Document History

Document Title: S34ML08G2 8 Gb, 4-bit ECC, x8 I/O and 3 V <sub>CC</sub> NAND Flash Memory for Embedded				
Document Number: 002-00484				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	-	XILA	04/11/2013	Initial release. Spansion Publication Number: S34ML08G2
*A	-	XILA	05/17/2013	Performance: Reliability - updated Addressing: Address Cycle Map table - updated Bus Cycle data Read ID: Read ID for Supported Configurations table - updated 8 Gb Density for 2nd, 3rd, 4th, and 5th Read Parameter Page: Parameter Page Description table: corrected values for Bytes 8-9 and 254-255
*B	-	XILA	08/09/2013	Read ID: Read ID Operation Timing - 8 Gb figure: added values to I/Ox Physical Interface: Updated TS2 48 - 48-lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline figure
*C	-	XILA	01/08/2015	Performance: Package Options - added 63-Ball BGA 11 x 9 x 1 mm Connection Diagram: Added figure - 63-BGA Contact, x8 Device, Single CE Physical Interface: Added 63-Pin Ball Grid Array (BGA) Ordering Information: Valid Combinations table - added BH to Package Type and BGA to Package Description
*D	4955117	XILA	10/15/2015	Updated to Cypress template
*E	5017336	XILA	11/19/2015	Fixed formatting issues Removed Cover page and Spansion Revision History Distinctive Characteristics: Added industrial Plus temperature range Ordering Information: Added A, V, B temperature ranges
*F	5160512	XILA	04/25/2016	Added Recommended Operating Conditions section. Updated DC Characteristics section - updated "VCC supply Voltage (erase and program lockout)" to "Erase and Program Lockout voltage". Updated "Read parameter page" section. Updated "Ordering Information" section. Updated copyright information at the end of the document.
*G	5767403	AESATMP8	06/08/2017	Updated logo and Copyright.
*H	5893557	MNAD	09/26/2017	Updated <a href="#">Figure 6</a> .
*I	6033716	MNAD	01/17/2018	Updated Sales page and Copyright information.
*J		MNAD	05/06/2019	Updated to SkyHigh format
*K		MNAD	04/14/2019	Combined 002-00484(8Gb) Rev. J with 002-00499 (4Gb) Rev. R datasheets For SERCOMM